
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035905                       # Number of seconds simulated
sim_ticks                                 35904697881                       # Number of ticks simulated
final_tick                               565469077818                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291026                       # Simulator instruction rate (inst/s)
host_op_rate                                   367298                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2365879                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914432                       # Number of bytes of host memory used
host_seconds                                 15176.05                       # Real time elapsed on the host
sim_insts                                  4416626032                       # Number of instructions simulated
sim_ops                                    5574132864                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3426432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3820544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1776384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1336064                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10366464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2616704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2616704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        26769                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10438                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80988                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20443                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20443                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     95431300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106407914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     49474974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37211398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               288721661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39215                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             196075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72879154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72879154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72879154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     95431300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106407914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     49474974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37211398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              361600815                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86102394                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30994850                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25423899                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015529                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13023559                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094066                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156934                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87127                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32014575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170218019                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30994850                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15251000                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36583701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10795828                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7035536                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15662460                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84381834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.330990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47798133     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3652049      4.33%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194240      3.79%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439299      4.08%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3019353      3.58%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571643      1.86%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025271      1.22%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2712066      3.21%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17969780     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84381834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359977                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976926                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33676195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6616478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34802650                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544928                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8741574                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077805                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6479                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201893879                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50996                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8741574                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35348391                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3014490                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       908029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645690                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2723652                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195034025                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11024                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1706003                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746232                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           63                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270886957                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909436916                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909436916                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102627698                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34114                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18092                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7231799                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19222291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242086                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3155685                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183876774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147764533                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281563                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60995064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186329106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2055                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84381834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751142                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30186640     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17857501     21.16%     56.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11943981     14.15%     71.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625163      9.04%     80.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7548958      8.95%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428022      5.25%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389552      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745809      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656208      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84381834                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084850     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204853     13.22%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260393     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121556793     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016296      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735587     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439835      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147764533                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716149                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550136                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381742595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244906983                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143618871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149314669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261999                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7010162                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          480                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283357                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8741574                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2250646                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165294                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183910873                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19222291                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025030                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18077                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7876                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1069                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360243                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145186472                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790671                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988286                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582765                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197615                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.686207                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143765417                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143618871                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93689705                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261727478                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.668001                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357967                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61492374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040607                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75640260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30332792     40.10%     40.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451200     27.04%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375418     11.07%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292653      5.68%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685913      4.87%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807846      2.39%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993728      2.64%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009005      1.33%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691705      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75640260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691705                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255862849                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376578409                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1720560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861024                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861024                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161408                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161408                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655509151                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196992191                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189338166                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86102394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30745082                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24985427                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096274                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13048479                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12017130                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3245977                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89091                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30862863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170518627                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30745082                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15263107                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37507823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11257278                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6485902                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15114722                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       900278                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83971143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46463320     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3286557      3.91%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2667352      3.18%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6476849      7.71%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1768442      2.11%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2256711      2.69%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625184      1.94%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916446      1.09%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18510282     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83971143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357076                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.980417                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32288744                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6293584                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36070181                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246180                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9072445                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5253520                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42421                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203874108                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83847                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9072445                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34651731                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1473286                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1314064                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33894146                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3565463                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196711228                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39646                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1473919                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1104318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5002                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275346385                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918400442                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918400442                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168930805                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106415497                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39772                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9749177                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18336874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9347795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146289                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3088684                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186024329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147829795                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285047                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64189175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196026689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5580                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83971143                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29163673     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18077399     21.53%     56.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11860201     14.12%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8755159     10.43%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7530683      8.97%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3913432      4.66%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3330560      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627023      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713013      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83971143                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865270     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176300     14.49%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175489     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123179830     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104910      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16363      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14674126      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7854566      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147829795                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.716907                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217066                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381132845                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250252459                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144070642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149046861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       556800                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7219088                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2924                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2394706                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9072445                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         586381                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81463                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186062639                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       404734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18336874                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9347795                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21944                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432228                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145485469                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13773440                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2344325                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21422351                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20528361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7648911                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689680                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144166806                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144070642                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93891101                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265065926                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673248                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354218                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98965674                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121539296                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64524222                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100255                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74898698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29158086     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20733253     27.68%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8431675     11.26%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4747363      6.34%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3877896      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1575862      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1873345      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940104      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3561114      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74898698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98965674                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121539296                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18070865                       # Number of memory references committed
system.switch_cpus1.commit.loads             11117780                       # Number of loads committed
system.switch_cpus1.commit.membars              16364                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17462883                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109511273                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474329                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3561114                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257401102                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381205189                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2131251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98965674                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121539296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98965674                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870023                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870023                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.149395                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.149395                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654514891                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199107792                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188123393                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86102394                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31467598                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25654659                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101666                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13310123                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12302132                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3393202                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93225                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31479939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172828550                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31467598                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15695334                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38397414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11167440                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5744386                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15540568                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1019362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84661629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46264215     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2538090      3.00%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4752246      5.61%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4727440      5.58%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2936722      3.47%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2337459      2.76%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1464606      1.73%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1370586      1.62%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18270265     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84661629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365467                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007244                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32826672                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5685043                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36883803                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226476                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9039628                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5322569                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207367162                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9039628                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35211356                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1026851                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1395745                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34680064                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3307979                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199954921                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1374516                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280750828                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932833118                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932833118                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173672321                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107078507                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35633                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17100                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9216472                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18510201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9445962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119356                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3289383                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188521706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150174459                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294162                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63743039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194974712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84661629                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773820                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896539                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29225230     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18309614     21.63%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12138733     14.34%     70.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7933293      9.37%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8356338      9.87%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4037670      4.77%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3193082      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726046      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741623      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84661629                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         936021     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179393     13.88%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176659     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125620723     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2017724      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17100      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14524147      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7994765      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150174459                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744138                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1292073                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008604                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386596782                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252299281                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146742507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151466532                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470271                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7188416                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2273677                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9039628                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         541899                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188555909                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18510201                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9445962                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17100                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71517                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2482495                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148188374                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13861096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1986085                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21667733                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21014951                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7806637                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721071                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146788628                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146742507                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93542096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268443186                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704279                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348461                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101146328                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124540829                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64015605                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127076                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75622001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646886                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147393                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28884318     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21099734     27.90%     66.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8767524     11.59%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4368270      5.78%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4360510      5.77%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1761696      2.33%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1770737      2.34%     93.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947401      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3661811      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75622001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101146328                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124540829                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18494070                       # Number of memory references committed
system.switch_cpus2.commit.loads             11321785                       # Number of loads committed
system.switch_cpus2.commit.membars              17100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17976143                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112201710                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2568643                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3661811                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260516624                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386158448                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1440765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101146328                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124540829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101146328                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851266                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851266                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174721                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174721                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665676409                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203844748                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190484566                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34200                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86102394                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32215266                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26285356                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2150928                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13651559                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12692346                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3332996                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94558                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33390311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175023507                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32215266                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16025342                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37937899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11221346                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5283039                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16257466                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       831244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85663907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.526609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.335732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47726008     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3115567      3.64%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4647105      5.42%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3235251      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2257166      2.63%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2205953      2.58%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1344786      1.57%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2860036      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18272035     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85663907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374151                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.032737                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34333842                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5518661                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36231055                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       527978                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9052365                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5424319                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209653391                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9052365                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36255908                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         528724                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2214802                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34797628                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2814475                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203428281                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1172676                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       958666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285368533                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946964561                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946964561                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175681133                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109687396                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36732                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17513                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8356325                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18651694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9550645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114097                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3084870                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189581907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151460935                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300217                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63190908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193370277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85663907                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.768083                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915291                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30815167     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16990758     19.83%     55.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12486579     14.58%     70.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8199463      9.57%     79.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8218511      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3964289      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3524555      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       660869      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       803716      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85663907                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         826147     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163551     14.10%     85.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       170265     14.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126696206     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1912100      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17452      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14888481      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7946696      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151460935                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.759079                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1159963                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390045957                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252808178                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147271334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152620898                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       473748                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7236116                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2291417                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9052365                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         285155                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50885                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189616873                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       654471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18651694                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9550645                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17512                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42574                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2480827                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148677921                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13912932                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2783014                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21668369                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21127879                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7755437                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.726757                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147334796                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147271334                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95422341                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271113269                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.710421                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351965                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102145750                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125909111                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63707946                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2168159                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76611541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.643474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172748                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29485911     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21854138     28.53%     67.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8256774     10.78%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4622619      6.03%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3923154      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1754996      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1680098      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1145424      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3888427      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76611541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102145750                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125909111                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18674806                       # Number of memory references committed
system.switch_cpus3.commit.loads             11415578                       # Number of loads committed
system.switch_cpus3.commit.membars              17452                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18268058                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113350628                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2604159                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3888427                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262340171                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388292330                       # The number of ROB writes
system.switch_cpus3.timesIdled                  19595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 438487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102145750                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125909111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102145750                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842937                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842937                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186329                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186329                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667744395                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204883668                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192674347                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34904                       # number of misc regfile writes
system.l2.replacements                          81020                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           794262                       # Total number of references to valid blocks.
system.l2.sampled_refs                          89212                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.903085                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.919137                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.906964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2274.956474                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.864341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2085.885690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.831770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1245.065737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.087618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    962.244907                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            583.509183                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            412.799288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            313.919381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            292.009510                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.277705                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.254625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000102                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.151986                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.117462                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.071229                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.050391                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.038320                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035646                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        68963                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42100                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25494                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        23281                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159838                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37228                       # number of Writeback hits
system.l2.Writeback_hits::total                 37228                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        68963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        23281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159838                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        68963                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42100                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25494                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        23281                       # number of overall hits
system.l2.overall_hits::total                  159838                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        26769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        29848                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10438                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 80988                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        26769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        29848                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10438                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80988                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        26769                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        29848                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13878                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10438                       # number of overall misses
system.l2.overall_misses::total                 80988                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       473196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1500834054                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       640458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1594919050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    793276897                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       788668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    574491283                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4466044355                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       473196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1500834054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       640458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1594919050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    793276897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       788668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    574491283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4466044355                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       473196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1500834054                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       640458                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1594919050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    793276897                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       788668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    574491283                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4466044355                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              240826                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37228                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37228                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95732                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240826                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95732                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240826                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.414855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.352484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.309558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.336293                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.414855                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.352484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.309558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336293                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.414855                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.352484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.309558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336293                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56066.123277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        49266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53434.704168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57160.750612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46392.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55038.444434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55144.519620                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56066.123277                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        49266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53434.704168                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57160.750612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46392.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55038.444434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55144.519620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56066.123277                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        49266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53434.704168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57160.750612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46392.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55038.444434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55144.519620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20443                       # number of writebacks
system.l2.writebacks::total                     20443                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        26769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        29848                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            80988                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        26769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        29848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        26769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        29848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80988                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       408527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1347767486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       565342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1423108227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       538876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    713049294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       692294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    514184390                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4000314436                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       408527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1347767486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       565342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1423108227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       538876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    713049294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       692294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    514184390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4000314436                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       408527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1347767486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       565342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1423108227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       538876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    713049294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       692294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    514184390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4000314436                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279624                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.414855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.352484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.309558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.336293                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.414855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.352484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.309558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336293                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.414855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.352484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.309558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336293                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50348.070006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47678.512028                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51379.830955                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40723.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49260.815290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49393.915592                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50348.070006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47678.512028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51379.830955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40723.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49260.815290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49393.915592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50348.070006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47678.512028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51379.830955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40723.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49260.815290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49393.915592                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996460                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670109                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843321.431942                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996460                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15662448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15662448                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15662448                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15662448                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15662448                       # number of overall hits
system.cpu0.icache.overall_hits::total       15662448                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       562848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       562848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       562848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       562848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       562848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       562848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15662460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15662460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15662460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15662460                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15662460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15662460                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        46904                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        46904                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        46904                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        46904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        46904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        46904                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       484866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       484866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       484866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       484866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       484866                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       484866                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44078.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95732                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191887293                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95988                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.075853                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501742                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498258                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11622790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11622790                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709477                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17182                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17182                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19332267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19332267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19332267                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19332267                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361447                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361447                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           48                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361495                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361495                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361495                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361495                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12145556639                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12145556639                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1986379                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1986379                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12147543018                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12147543018                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12147543018                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12147543018                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693762                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693762                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030160                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030160                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018356                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33602.593573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33602.593573                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41382.895833                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41382.895833                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33603.626656                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33603.626656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33603.626656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33603.626656                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12093                       # number of writebacks
system.cpu0.dcache.writebacks::total            12093                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265715                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265715                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265763                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265763                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265763                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265763                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95732                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95732                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95732                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2141681803                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2141681803                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2141681803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2141681803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2141681803                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2141681803                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007988                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007988                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22371.639608                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22371.639608                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22371.639608                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22371.639608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22371.639608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22371.639608                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996754                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020195460                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056845.685484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996754                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15114705                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15114705                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15114705                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15114705                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15114705                       # number of overall hits
system.cpu1.icache.overall_hits::total       15114705                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       842406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       842406                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       842406                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       842406                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       842406                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       842406                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15114722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15114722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15114722                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15114722                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15114722                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15114722                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49553.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49553.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49553.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       667655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       667655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       667655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       667655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       667655                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       667655                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51358.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71948                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181151836                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72204                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.889203                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.710437                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.289563                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901213                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098787                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10460116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10460116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6920358                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6920358                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16364                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16364                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17380474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17380474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17380474                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17380474                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154848                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154848                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154848                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154848                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154848                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154848                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6037641111                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6037641111                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6037641111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6037641111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6037641111                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6037641111                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10614964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10614964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6920358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6920358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17535322                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17535322                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17535322                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17535322                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014588                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008831                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008831                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008831                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008831                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38990.759396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38990.759396                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38990.759396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38990.759396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38990.759396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38990.759396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8867                       # number of writebacks
system.cpu1.dcache.writebacks::total             8867                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82900                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82900                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82900                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71948                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71948                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71948                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2012406953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2012406953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2012406953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2012406953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2012406953                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2012406953                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27970.297340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27970.297340                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27970.297340                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27970.297340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27970.297340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27970.297340                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018500425                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199784.935205                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15540551                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15540551                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15540551                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15540551                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15540551                       # number of overall hits
system.cpu2.icache.overall_hits::total       15540551                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       830752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       830752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15540568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15540568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15540568                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15540568                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15540568                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15540568                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39372                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169845198                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39628                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4285.989654                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.836100                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.163900                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10572590                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10572590                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7138644                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7138644                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17100                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17100                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17100                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17100                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17711234                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17711234                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17711234                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17711234                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104211                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104211                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104211                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104211                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104211                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104211                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4338684914                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4338684914                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4338684914                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4338684914                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4338684914                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4338684914                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10676801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10676801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7138644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7138644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17815445                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17815445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17815445                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17815445                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009761                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009761                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005849                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005849                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005849                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005849                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 41633.655890                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 41633.655890                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41633.655890                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41633.655890                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41633.655890                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41633.655890                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8517                       # number of writebacks
system.cpu2.dcache.writebacks::total             8517                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64839                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64839                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64839                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64839                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39372                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39372                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39372                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39372                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39372                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39372                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1013736981                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1013736981                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1013736981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1013736981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1013736981                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1013736981                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25747.662831                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25747.662831                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25747.662831                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25747.662831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25747.662831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25747.662831                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.016356                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022608012                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208656.613391                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.016356                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740411                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16257447                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16257447                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16257447                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16257447                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16257447                       # number of overall hits
system.cpu3.icache.overall_hits::total       16257447                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       966502                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       966502                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       966502                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       966502                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       966502                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       966502                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16257466                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16257466                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16257466                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16257466                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16257466                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16257466                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50868.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50868.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50868.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50868.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50868.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50868.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       841679                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       841679                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       841679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       841679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       841679                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       841679                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49510.529412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49510.529412                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49510.529412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49510.529412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49510.529412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49510.529412                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33719                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164989940                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33975                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4856.216041                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.024631                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.975369                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902440                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097560                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10589977                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10589977                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7224324                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7224324                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17485                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17485                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17452                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17452                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17814301                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17814301                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17814301                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17814301                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        70046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        70046                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        70046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         70046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        70046                       # number of overall misses
system.cpu3.dcache.overall_misses::total        70046                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2393506385                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2393506385                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2393506385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2393506385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2393506385                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2393506385                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10660023                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10660023                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7224324                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7224324                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17452                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17452                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17884347                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17884347                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17884347                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17884347                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006571                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006571                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003917                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003917                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003917                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003917                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34170.493461                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34170.493461                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34170.493461                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34170.493461                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34170.493461                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34170.493461                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7751                       # number of writebacks
system.cpu3.dcache.writebacks::total             7751                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        36327                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        36327                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        36327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        36327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        36327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        36327                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33719                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33719                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33719                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33719                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    797128648                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    797128648                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    797128648                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    797128648                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    797128648                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    797128648                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23640.340698                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23640.340698                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23640.340698                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23640.340698                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23640.340698                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23640.340698                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
