// DO NOT REMOVE //
// This file is a product of Master Thesis done by Vinay Singh (ESNIVIN) at Ericcson 

/////////////////////////////////////////////////
/*Author : ESNIVIN 
Property File : 
File Created at : 2023/07/26- 14 hr-52 m.-41 s
*/

//////////////////////////////////////////////////
bind usb_test v_usb_test i_usb_test ( .* );


module v_usb_test (clk, reset, send_data, tx_ready, tx_valid, buff);

// Setting Port direction //
input clk;
input  reset;
input  send_data;
input  tx_ready;
input  tx_valid;
input  buff;


 /* // Add your ports here, for eg internal state registers and typedefs 










*/

// Property list 

property t_Prop_0; 
	@(posedge clk) (((usb_test.current_state==usb_test.IDLE) ) && (usb_test.send_data )|->  (usb_test.next_state == usb_test.CRC1 ));
endproperty 

assert_t_Prop_0: assert property (t_Prop_0);
cover_t_prop_0: cover property (t_Prop_0);

property t_Prop_1; 
	@(posedge clk) (((usb_test.current_state==usb_test.CRC1) ) && ((!usb_test.tx_ready) )|->  (usb_test.next_state == usb_test.CRC2 ));
endproperty 

assert_t_Prop_1: assert property (t_Prop_1);
cover_t_prop_1: cover property (t_Prop_1);

property t_Prop_2; 
	@(posedge clk) (((usb_test.current_state==usb_test.CRC2) ) && (usb_test.tx_ready ) && ((usb_test.counter<9) )|->  (usb_test.next_state == usb_test.CRC1 ));
endproperty 

assert_t_Prop_2: assert property (t_Prop_2);
cover_t_prop_2: cover property (t_Prop_2);

property t_Prop_3; 
	@(posedge clk) (((usb_test.counter==10) )|->  (usb_test.next_state == usb_test.IDLE ));
endproperty 

assert_t_Prop_3: assert property (t_Prop_3);
cover_t_prop_3: cover property (t_Prop_3);



// False Property list 

 
 // Writing properties to check if state transition conditions do not occur.
property f_Prop_0; 
	@(posedge clk) (((usb_test.current_state==usb_test.IDLE) ) && (usb_test.send_data )|-> (usb_test.next_state == usb_test.current_state ));
endproperty 

assert_f_Prop_0: assert property (f_Prop_0);
cover_f_prop_0: cover property (f_Prop_0);

property f_Prop_1; 
	@(posedge clk) (((usb_test.current_state==usb_test.CRC1) ) && ((!usb_test.tx_ready) )|-> (usb_test.next_state == usb_test.current_state ));
endproperty 

assert_f_Prop_1: assert property (f_Prop_1);
cover_f_prop_1: cover property (f_Prop_1);

property f_Prop_2; 
	@(posedge clk) (((usb_test.current_state==usb_test.CRC2) ) && (usb_test.tx_ready ) && ((usb_test.counter<9) )|-> (usb_test.next_state == usb_test.current_state ));
endproperty 

assert_f_Prop_2: assert property (f_Prop_2);
cover_f_prop_2: cover property (f_Prop_2);

property f_Prop_3; 
	@(posedge clk) (((usb_test.counter==10) )|-> ( ));
endproperty 

assert_f_Prop_3: assert property (f_Prop_3);
cover_f_prop_3: cover property (f_Prop_3);



 // Add additional Properties here : 


endmodule