
19-Mar-2023 02:43:01
Validating cached model representation from 19-Mar-2023 02:41:38...change detected

19-Mar-2023 02:43:03
Checking compatibility for design error detection: model 'Vehicle_Speedometer_Module'
Compiling model...done
Building model representation...done

19-Mar-2023 02:43:15
'Vehicle_Speedometer_Module' is compatible for design error detection with Simulink Design Verifier.


Detecting design errors using model representation from 19-Mar-2023 02:43:15...

VALID
Speedometer_Module/Display_Speed_Output/Abs
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Main_Data_Filtering/Add
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Main_Data_Filtering/Divide
Division by zero
Analysis Time = 00:00:12

VALID
Speedometer_Module/Display_Speed_Output/Add
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Auxilliary_Data_Filtering/Gain
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Auxilliary_Data_Filtering/Divide
Division by zero
Analysis Time = 00:00:12

VALID
Speedometer_Module/Auxilliary_Data_Filtering/Divide
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Main_Data_Filtering/Gain
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Main_Data_Filtering/Divide
Overflow
Analysis Time = 00:00:12

VALID
Speedometer_Module/Auxilliary_Data_Filtering/Add
Overflow
Analysis Time = 00:00:16

UNDECIDED
Speedometer_Module/Input_Processing/Saturation
input > upper limit false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Input_Processing/Saturation
input > upper limit true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Input_Processing/Saturation
input >= lower limit false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Input_Processing/Saturation
input >= lower limit true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Compare To Zero/Compare
RelationalOperator: input1 == input2 false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Compare To Zero/Compare
RelationalOperator: input1 == input2 true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Main_Data_Filtering
Enable control activated false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Main_Data_Filtering
Enable control activated true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Auxilliary_Data_Filtering
Enable control activated false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Auxilliary_Data_Filtering
Enable control activated true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Abs
input < 0 false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Abs
input < 0 true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Relational Operator
RelationalOperator: input1 > input2 false
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Relational Operator
RelationalOperator: input1 > input2 true
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Switch
logical trigger input false (output is from 3rd input port)
Analysis Time = N/A

UNDECIDED
Speedometer_Module/Display_Speed_Output/Switch
logical trigger input true (output is from 1st input port)
Analysis Time = N/A


19-Mar-2023 02:43:37

Completed normally.

Generating output files:

19-Mar-2023 02:43:40
Results generation completed.

    Data file:
    /Users/jamesbond/Desktop/sldv_output/Vehicle_Speedometer_Module/Vehicle_Speedometer_Module_sldvdata6.mat

