#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0115C460 .scope module, "branch" "branch" 2 5;
 .timescale 0 0;
v01154BC0_0 .net *"_s1", 0 0, L_011A1D10; 1 drivers
v01154C70_0 .net *"_s2", 15 0, L_011A1CB8; 1 drivers
v01154430_0 .net "b_i_data_rs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01154488_0 .net "b_i_data_rt", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01154640_0 .net "b_i_imm", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v01154748_0 .net "b_i_opcode", 5 0, C4<zzzzzz>; 0 drivers
v011547A0_0 .net "b_i_pc", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01154ED8_0 .net "b_imm", 31 0, L_011A1D68; 1 drivers
v01154DD0_0 .var "b_o_alu_pc", 31 0;
v01154FE0_0 .var "b_o_alu_value", 31 0;
v01154D78_0 .var "b_o_change_pc", 0 0;
E_01150A28/0 .event edge, v01154748_0, v01154430_0, v01154488_0, v011547A0_0;
E_01150A28/1 .event edge, v01154ED8_0;
E_01150A28 .event/or E_01150A28/0, E_01150A28/1;
L_011A1D10 .part C4<zzzzzzzzzzzzzzzz>, 15, 1;
LS_011A1CB8_0_0 .concat [ 1 1 1 1], L_011A1D10, L_011A1D10, L_011A1D10, L_011A1D10;
LS_011A1CB8_0_4 .concat [ 1 1 1 1], L_011A1D10, L_011A1D10, L_011A1D10, L_011A1D10;
LS_011A1CB8_0_8 .concat [ 1 1 1 1], L_011A1D10, L_011A1D10, L_011A1D10, L_011A1D10;
LS_011A1CB8_0_12 .concat [ 1 1 1 1], L_011A1D10, L_011A1D10, L_011A1D10, L_011A1D10;
L_011A1CB8 .concat [ 4 4 4 4], LS_011A1CB8_0_0, LS_011A1CB8_0_4, LS_011A1CB8_0_8, LS_011A1CB8_0_12;
L_011A1D68 .concat [ 16 16 0 0], C4<zzzzzzzzzzzzzzzz>, L_011A1CB8;
S_0115B828 .scope module, "mux21" "mux21" 3 5;
 .timescale 0 0;
L_0115A7E8 .functor OR 1, L_011A1F20, L_011A1B58, C4<0>, C4<0>;
L_0115A628 .functor OR 1, L_011A1BB0, L_011A1C08, C4<0>, C4<0>;
v01155090_0 .net *"_s0", 5 0, C4<000100>; 1 drivers
v01155038_0 .net *"_s10", 5 0, C4<000011>; 1 drivers
v01155140_0 .net *"_s12", 0 0, L_011A1BB0; 1 drivers
v01154E28_0 .net *"_s14", 5 0, C4<001000>; 1 drivers
v01154E80_0 .net *"_s16", 0 0, L_011A1C08; 1 drivers
v01154D20_0 .net *"_s2", 0 0, L_011A1F20; 1 drivers
v01154F30_0 .net *"_s4", 5 0, C4<000101>; 1 drivers
v01155198_0 .net *"_s6", 0 0, L_011A1B58; 1 drivers
v01154F88_0 .net "a", 0 0, C4<z>; 0 drivers
v011550E8_0 .net "b", 0 0, C4<z>; 0 drivers
v0115F8F8_0 .net "c", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115F848_0 .net "d", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115FC10_0 .net "e", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115F950_0 .net "f", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115FC68_0 .net "funct", 5 0, C4<zzzzzz>; 0 drivers
v0115FA58_0 .net "opcode", 5 0, C4<zzzzzz>; 0 drivers
v0115FAB0_0 .var "out_alu_pc", 31 0;
v0115FCC0_0 .var "out_alu_value", 31 0;
v0115FA00_0 .var "out_change_pc", 0 0;
v0115F8A0_0 .net "type_branch", 0 0, L_0115A7E8; 1 drivers
v0115F9A8_0 .net "type_jump", 0 0, L_0115A628; 1 drivers
E_01150788/0 .event edge, v0115F8A0_0, v01154F88_0, v0115F8F8_0, v0115FC10_0;
E_01150788/1 .event edge, v0115F9A8_0, v011550E8_0, v0115F848_0, v0115F950_0;
E_01150788 .event/or E_01150788/0, E_01150788/1;
L_011A1F20 .cmp/eq 6, C4<zzzzzz>, C4<000100>;
L_011A1B58 .cmp/eq 6, C4<zzzzzz>, C4<000101>;
L_011A1BB0 .cmp/eq 6, C4<zzzzzz>, C4<000011>;
L_011A1C08 .cmp/eq 6, C4<zzzzzz>, C4<001000>;
S_0115C3D8 .scope module, "tb" "tb" 4 3;
 .timescale 0 0;
v011A1E18_0 .net "es_o_alu_value", 31 0, v0119E1A0_0; 1 drivers
v011A1C60_0 .net "es_o_ce", 0 0, v0119E300_0; 1 drivers
v011A1DC0_0 .var "v_clk", 0 0;
v011A1E70_0 .var "v_i_ce", 0 0;
v011A1F78_0 .net "v_o_instr", 31 0, v011A0C00_0; 1 drivers
v011A1FD0_0 .net "v_o_pc", 31 0, v011A0EC0_0; 1 drivers
v011A1EC8_0 .var "v_rst", 0 0;
S_0115BF10 .scope task, "reset" "reset" 4 25, 4 25, S_0115C3D8;
 .timescale 0 0;
v011A19F8_0 .var/i "counter", 31 0;
E_01150B08 .event posedge, v0119E568_0;
TD_tb.reset ;
    %set/v v011A1EC8_0, 0, 1;
    %load/v 8, v011A19F8_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_01150B08;
    %jmp T_0.0;
T_0.1 ;
    %set/v v011A1EC8_0, 1, 1;
    %end;
S_0115BA48 .scope module, "v" "verify" 4 10, 5 8, S_0115C3D8;
 .timescale 0 0;
v011A1528_0 .net "ds_i_addr_rd", 4 0, C4<zzzzz>; 0 drivers
v011A18F0_0 .net "ds_i_data_rd", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011A1210_0 .net "ds_i_reg_wr", 0 0, C4<z>; 0 drivers
v011A1108_0 .net "ds_o_addr_rd", 4 0, v0119FA98_0; 1 drivers
v011A1898_0 .net "ds_o_addr_rs", 4 0, v0119FAF0_0; 1 drivers
v011A1268_0 .net "ds_o_addr_rt", 4 0, v0119F8E0_0; 1 drivers
v011A1370_0 .net "ds_o_alu_src", 0 0, v0119F7D8_0; 1 drivers
v011A1420_0 .net "ds_o_ce", 0 0, v0119F830_0; 1 drivers
v011A1478_0 .net "ds_o_data_rs", 31 0, L_011A5508; 1 drivers
v011A12C0_0 .net "ds_o_data_rt", 31 0, L_011A5578; 1 drivers
v011A1738_0 .net "ds_o_funct", 5 0, v0119F468_0; 1 drivers
v011A1318_0 .net "ds_o_imm", 15 0, v0119F518_0; 1 drivers
v011A13C8_0 .net "ds_o_jal", 0 0, v0119F938_0; 1 drivers
v011A1160_0 .net "ds_o_jal_addr", 25 0, v0119F048_0; 1 drivers
v011A14D0_0 .net "ds_o_jr", 0 0, v0119F0F8_0; 1 drivers
v011A1580_0 .net "ds_o_memtoreg", 0 0, v0119F150_0; 1 drivers
v011A1B00_0 .net "ds_o_memwrite", 0 0, v0119F0A0_0; 1 drivers
v011A11B8_0 .net "ds_o_opcode", 5 0, v0119F1A8_0; 1 drivers
v011A15D8_0 .net "ds_o_reg_wr", 0 0, v0119F258_0; 1 drivers
v011A1840_0 .net "es_o_alu_pc", 31 0, L_011A42F8; 1 drivers
v011A19A0_0 .alias "es_o_alu_value", 31 0, v011A1E18_0;
v011A1058_0 .alias "es_o_ce", 0 0, v011A1C60_0;
v011A1AA8_0 .net "es_o_change_pc", 0 0, L_011A8100; 1 drivers
v011A1A50_0 .net "es_o_opcode", 5 0, v0119E098_0; 1 drivers
v011A1630_0 .net "p_i_o_ce", 0 0, v011A0DB8_0; 1 drivers
v011A10B0_0 .net "v_clk", 0 0, v011A1DC0_0; 1 drivers
v011A1688_0 .net "v_i_ce", 0 0, v011A1E70_0; 1 drivers
v011A1948_0 .net "v_o_ce", 0 0, v011A0F18_0; 1 drivers
v011A16E0_0 .alias "v_o_instr", 31 0, v011A1F78_0;
v011A1790_0 .alias "v_o_pc", 31 0, v011A1FD0_0;
v011A17E8_0 .net "v_rst", 0 0, v011A1EC8_0; 1 drivers
S_0115BC68 .scope module, "pc" "prog_counter" 5 19, 6 4, S_0115BA48;
 .timescale 0 0;
v011A0CB0_0 .alias "pc_clk", 0 0, v011A10B0_0;
v011A0E10_0 .alias "pc_i_ce", 0 0, v011A1688_0;
v011A0C58_0 .alias "pc_i_change_pc", 0 0, v011A1AA8_0;
v011A0B50_0 .alias "pc_i_pc", 31 0, v011A1840_0;
v011A0DB8_0 .var "pc_o_ce", 0 0;
v011A0EC0_0 .var "pc_o_pc", 31 0;
v011A0D08_0 .alias "pc_rst", 0 0, v011A17E8_0;
v011A0F70_0 .var "temp_pc", 31 0;
S_0115C240 .scope module, "i_m" "imem" 5 29, 7 4, S_0115BA48;
 .timescale 0 0;
v011A0520_0 .alias "im_clk", 0 0, v011A10B0_0;
v011A0FC8_0 .alias "im_i_address", 31 0, v011A1FD0_0;
v011A0E68_0 .alias "im_i_ce", 0 0, v011A1630_0;
v011A0F18_0 .var "im_o_ce", 0 0;
v011A0C00_0 .var "im_o_instr", 31 0;
v011A0BA8_0 .alias "im_rst", 0 0, v011A17E8_0;
v011A0D60 .array "mem_instr", 0 0, 31 0;
E_01150AA8/0 .event negedge, v0119E618_0;
E_01150AA8/1 .event posedge, v0119E568_0;
E_01150AA8 .event/or E_01150AA8/0, E_01150AA8/1;
S_0115B3E8 .scope module, "ds" "decoder_stage" 5 53, 8 7, S_0115BA48;
 .timescale 0 0;
v011A06D8_0 .alias "ds_clk", 0 0, v011A10B0_0;
v011A0730_0 .alias "ds_i_addr_rd", 4 0, v011A1528_0;
v011A05D0_0 .alias "ds_i_ce", 0 0, v011A1948_0;
v011A0680_0 .alias "ds_i_data_rd", 31 0, v011A18F0_0;
v011A0578_0 .alias "ds_i_instr", 31 0, v011A1F78_0;
v011A08E8_0 .alias "ds_i_reg_wr", 0 0, v011A1210_0;
v011A0050_0 .alias "ds_o_addr_rd", 4 0, v011A1108_0;
v011A0788_0 .alias "ds_o_addr_rs", 4 0, v011A1898_0;
v011A0940_0 .alias "ds_o_addr_rt", 4 0, v011A1268_0;
v011A07E0_0 .alias "ds_o_alu_src", 0 0, v011A1370_0;
v011A0998_0 .net "ds_o_alu_value", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011A00A8_0 .net "ds_o_branch", 0 0, v0119F410_0; 1 drivers
v011A09F0_0 .alias "ds_o_ce", 0 0, v011A1420_0;
v011A0100_0 .alias "ds_o_data_rs", 31 0, v011A1478_0;
v011A0838_0 .alias "ds_o_data_rt", 31 0, v011A12C0_0;
v011A0158_0 .alias "ds_o_funct", 5 0, v011A1738_0;
v011A01B0_0 .alias "ds_o_imm", 15 0, v011A1318_0;
v011A0208_0 .alias "ds_o_jal", 0 0, v011A13C8_0;
v011A0260_0 .alias "ds_o_jal_addr", 25 0, v011A1160_0;
v011A0368_0 .alias "ds_o_jr", 0 0, v011A14D0_0;
v011A02B8_0 .alias "ds_o_memtoreg", 0 0, v011A1580_0;
v011A03C0_0 .alias "ds_o_memwrite", 0 0, v011A1B00_0;
v011A0418_0 .alias "ds_o_opcode", 5 0, v011A11B8_0;
v011A0470_0 .alias "ds_o_reg_wr", 0 0, v011A15D8_0;
v011A04C8_0 .alias "ds_rst", 0 0, v011A17E8_0;
S_0115BAD0 .scope module, "d" "decoder" 8 41, 9 4, S_0115B3E8;
 .timescale 0 0;
v0119E040_0 .net *"_s12", 5 0, C4<100011>; 1 drivers
v0119E670_0 .net *"_s16", 5 0, C4<101011>; 1 drivers
v0119F570_0 .net *"_s20", 5 0, C4<000100>; 1 drivers
v0119F620_0 .net *"_s24", 5 0, C4<000101>; 1 drivers
v0119F678_0 .net *"_s28", 5 0, C4<001000>; 1 drivers
v0119F9E8_0 .net *"_s32", 5 0, C4<001001>; 1 drivers
v0119F308_0 .net *"_s36", 5 0, C4<001010>; 1 drivers
v0119F4C0_0 .net *"_s4", 6 0, L_011A34E0; 1 drivers
v0119F728_0 .net *"_s40", 5 0, C4<001011>; 1 drivers
v0119F200_0 .net *"_s44", 5 0, C4<001100>; 1 drivers
v0119F5C8_0 .net *"_s48", 5 0, C4<001101>; 1 drivers
v0119F360_0 .net *"_s52", 5 0, C4<000011>; 1 drivers
v0119F2B0_0 .net *"_s56", 5 0, C4<001000>; 1 drivers
v0119F3B8_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0119F888_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v0119F6D0_0 .alias "d_i_ce", 0 0, v011A1948_0;
v0119F990_0 .net "d_i_funct", 5 0, L_011A3328; 1 drivers
v0119F780_0 .alias "d_i_instr", 31 0, v011A1F78_0;
v0119FA40_0 .net "d_i_opcode", 5 0, L_011A3430; 1 drivers
v0119FA98_0 .var "d_o_addr_rd", 4 0;
v0119FAF0_0 .var "d_o_addr_rs", 4 0;
v0119F8E0_0 .var "d_o_addr_rt", 4 0;
v0119F7D8_0 .var "d_o_alu_src", 0 0;
v0119F410_0 .var "d_o_branch", 0 0;
v0119F830_0 .var "d_o_ce", 0 0;
v0119F468_0 .var "d_o_funct", 5 0;
v0119F518_0 .var "d_o_imm", 15 0;
v0119F938_0 .var "d_o_jal", 0 0;
v0119F048_0 .var "d_o_jal_addr", 25 0;
v0119F0F8_0 .var "d_o_jr", 0 0;
v0119F150_0 .var "d_o_memtoreg", 0 0;
v0119F0A0_0 .var "d_o_memwrite", 0 0;
v0119F1A8_0 .var "d_o_opcode", 5 0;
v0119F258_0 .var "d_o_reg_wr", 0 0;
v0119FD58_0 .net "funct", 5 0, L_011A37F8; 1 drivers
v0119FB48_0 .net "funct_jr", 0 0, L_011A35E8; 1 drivers
v0119FEB8_0 .net "imm", 15 0, L_011A3A60; 1 drivers
v0119FDB0_0 .net "op_addi", 0 0, L_011A3380; 1 drivers
v0119FFC0_0 .net "op_addiu", 0 0, L_011A3170; 1 drivers
v0119FF10_0 .net "op_andi", 0 0, L_011A3900; 1 drivers
v0119FF68_0 .net "op_beq", 0 0, L_011A3488; 1 drivers
v0119FE60_0 .net "op_bne", 0 0, L_011A3118; 1 drivers
v0119FCA8_0 .net "op_jal", 0 0, L_011A3590; 1 drivers
v0119FBA0_0 .net "op_load", 0 0, L_011A3A08; 1 drivers
v0119FE08_0 .net "op_ori", 0 0, L_011A3538; 1 drivers
v0119FBF8_0 .net "op_rtype", 0 0, L_011A32D0; 1 drivers
v0119FC50_0 .net "op_slti", 0 0, L_011A31C8; 1 drivers
v0119FD00_0 .net "op_sltiu", 0 0, L_011A3850; 1 drivers
v011A0310_0 .net "op_store", 0 0, L_011A33D8; 1 drivers
v011A0A48_0 .net "opcode", 5 0, L_011A36F0; 1 drivers
v011A0AF8_0 .net "rd", 4 0, L_011A3278; 1 drivers
v011A0628_0 .net "rs", 4 0, L_011A3640; 1 drivers
v011A0890_0 .net "rt", 4 0, L_011A3698; 1 drivers
v011A0AA0_0 .net "temp_jal", 25 0, L_011A3AB8; 1 drivers
E_01150B88/0 .event edge, v0119F6D0_0, v0119FBF8_0, v0119FB48_0, v011A0A48_0;
E_01150B88/1 .event edge, v0119FD58_0, v011A0628_0, v011A0890_0, v011A0AF8_0;
E_01150B88/2 .event edge, v0119FDB0_0, v0119FFC0_0, v0119FC50_0, v0119FD00_0;
E_01150B88/3 .event edge, v0119FF10_0, v0119FE08_0, v0119FEB8_0, v0119FF68_0;
E_01150B88/4 .event edge, v0119FE60_0, v0119FBA0_0, v011A0310_0, v0119FCA8_0;
E_01150B88/5 .event edge, v011A0AA0_0;
E_01150B88 .event/or E_01150B88/0, E_01150B88/1, E_01150B88/2, E_01150B88/3, E_01150B88/4, E_01150B88/5;
L_011A3328 .part v011A0C00_0, 0, 6;
L_011A3430 .part v011A0C00_0, 26, 6;
L_011A34E0 .concat [ 6 1 0 0], L_011A3430, C4<0>;
L_011A32D0 .cmp/eq 7, L_011A34E0, C4<0000000>;
L_011A3A08 .cmp/eq 6, L_011A3430, C4<100011>;
L_011A33D8 .cmp/eq 6, L_011A3430, C4<101011>;
L_011A3488 .cmp/eq 6, L_011A3430, C4<000100>;
L_011A3118 .cmp/eq 6, L_011A3430, C4<000101>;
L_011A3380 .cmp/eq 6, L_011A3430, C4<001000>;
L_011A3170 .cmp/eq 6, L_011A3430, C4<001001>;
L_011A31C8 .cmp/eq 6, L_011A3430, C4<001010>;
L_011A3850 .cmp/eq 6, L_011A3430, C4<001011>;
L_011A3900 .cmp/eq 6, L_011A3430, C4<001100>;
L_011A3538 .cmp/eq 6, L_011A3430, C4<001101>;
L_011A3590 .cmp/eq 6, L_011A3430, C4<000011>;
L_011A35E8 .cmp/eq 6, L_011A3328, C4<001000>;
L_011A3640 .part v011A0C00_0, 21, 5;
L_011A3698 .part v011A0C00_0, 16, 5;
L_011A3278 .part v011A0C00_0, 11, 5;
L_011A36F0 .part v011A0C00_0, 26, 6;
L_011A37F8 .part v011A0C00_0, 0, 6;
L_011A3A60 .part v011A0C00_0, 0, 16;
L_011A3AB8 .part v011A0C00_0, 0, 26;
S_0115B580 .scope module, "r" "register" 8 66, 10 4, S_0115B3E8;
 .timescale 0 0;
L_011A5508 .functor BUFZ 32, L_011A3958, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011A5578 .functor BUFZ 32, L_011A37A0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0119E9E0_0 .net *"_s0", 31 0, L_011A3958; 1 drivers
v0119E2A8_0 .net *"_s4", 31 0, L_011A37A0; 1 drivers
v0119E148 .array "data_reg", 0 31, 31 0;
v0119E880_0 .var/i "i", 31 0;
v0119E4B8_0 .alias "r_addr_in", 4 0, v011A1528_0;
v0119E510_0 .alias "r_addr_out1", 4 0, v011A1898_0;
v0119E7D0_0 .alias "r_addr_out2", 4 0, v011A1268_0;
v0119E568_0 .alias "r_clk", 0 0, v011A10B0_0;
v0119E720_0 .alias "r_data_in", 31 0, v011A18F0_0;
v0119EA38_0 .alias "r_data_out1", 31 0, v011A1478_0;
v0119E5C0_0 .alias "r_data_out2", 31 0, v011A12C0_0;
v0119E618_0 .alias "r_rst", 0 0, v011A17E8_0;
v0119EA90_0 .alias "r_wr_en", 0 0, v011A1210_0;
E_01150C28 .event negedge, v0119E618_0, v0119E568_0;
L_011A3958 .array/port v0119E148, v0119FAF0_0;
L_011A37A0 .array/port v0119E148, v0119F8E0_0;
S_0115B690 .scope module, "es" "execute" 5 88, 11 8, S_0115BA48;
 .timescale 0 0;
L_011A8480 .functor AND 1, C4<z>, L_011A45B8, C4<1>, C4<1>;
L_011A8170 .functor AND 1, C4<z>, L_011A4038, C4<1>, C4<1>;
L_011A82C0 .functor BUFZ 1, v0119F0F8_0, C4<0>, C4<0>, C4<0>;
L_011A8368 .functor BUFZ 1, v0119F938_0, C4<0>, C4<0>, C4<0>;
L_011A8138 .functor OR 1, L_011A8480, L_011A8170, C4<0>, C4<0>;
L_011A84F0 .functor AND 1, v0119F830_0, L_011A8138, C4<1>, C4<1>;
L_011A8410 .functor AND 1, v0119D140_0, L_011A84F0, C4<1>, C4<1>;
L_011A85D0 .functor AND 1, L_011A8368, v0115F270_0, C4<1>, C4<1>;
L_011A8598 .functor OR 1, L_011A8410, L_011A85D0, C4<0>, C4<0>;
L_011A8640 .functor AND 1, L_011A82C0, v0119D140_0, C4<1>, C4<1>;
L_011A8100 .functor OR 1, L_011A8598, L_011A8640, C4<0>, C4<0>;
L_0115A2E0 .functor AND 1, L_011A84F0, v0119D140_0, C4<1>, C4<1>;
L_011A8790 .functor AND 1, L_011A82C0, v0119D140_0, C4<1>, C4<1>;
L_011A8528 .functor AND 1, L_011A8368, v0115F270_0, C4<1>, C4<1>;
v0119D8D0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0119D718_0 .net *"_s13", 0 0, L_011A4038; 1 drivers
v0119DFB0_0 .net *"_s2", 0 0, L_011A3C18; 1 drivers
v0119DDF8_0 .net *"_s20", 0 0, L_011A8138; 1 drivers
v0119DC98_0 .net *"_s24", 0 0, L_011A8410; 1 drivers
v0119DCF0_0 .net *"_s26", 0 0, L_011A85D0; 1 drivers
v0119DE50_0 .net *"_s28", 0 0, L_011A8598; 1 drivers
v0119DD48_0 .net *"_s30", 0 0, L_011A8640; 1 drivers
v0119DF58_0 .net *"_s34", 0 0, L_0115A2E0; 1 drivers
v0119DF00_0 .net *"_s36", 0 0, L_011A8790; 1 drivers
v0119DEA8_0 .net *"_s38", 0 0, L_011A8528; 1 drivers
v0119DB38_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0119DBE8_0 .net *"_s40", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0119DDA0_0 .net *"_s42", 31 0, L_011A42A0; 1 drivers
v0119DB90_0 .net *"_s44", 31 0, L_011A3ED8; 1 drivers
v0119DC40_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0119ECA0_0 .net "alu_control", 4 0, v0119D6C0_0; 1 drivers
v0119EF60_0 .net "alu_pc", 31 0, v0119D770_0; 1 drivers
v0119EDA8_0 .net "alu_value", 31 0, v0119D090_0; 1 drivers
v0119EE00_0 .net "change_pc", 0 0, v0119D140_0; 1 drivers
v0119EEB0_0 .alias "es_i_alu_funct", 5 0, v011A1738_0;
v0119ECF8_0 .alias "es_i_alu_op", 5 0, v011A11B8_0;
v0119EBF0_0 .alias "es_i_alu_src", 0 0, v011A1370_0;
v0119EFB8_0 .net "es_i_branch", 0 0, C4<z>; 0 drivers
v0119EB40_0 .alias "es_i_ce", 0 0, v011A1420_0;
v0119EB98_0 .alias "es_i_data_rs", 31 0, v011A1478_0;
v0119EC48_0 .alias "es_i_data_rt", 31 0, v011A12C0_0;
v0119EE58_0 .alias "es_i_imm", 15 0, v011A1318_0;
v0119EF08_0 .alias "es_i_jal", 0 0, v011A13C8_0;
v0119ED50_0 .alias "es_i_jal_addr", 25 0, v011A1160_0;
v0119E930_0 .alias "es_i_jr", 0 0, v011A14D0_0;
v0119E6C8_0 .alias "es_i_pc", 31 0, v011A1FD0_0;
v0119E3B0_0 .alias "es_o_alu_pc", 31 0, v011A1840_0;
v0119E1A0_0 .var "es_o_alu_value", 31 0;
v0119E300_0 .var "es_o_ce", 0 0;
v0119E828_0 .alias "es_o_change_pc", 0 0, v011A1AA8_0;
v0119E098_0 .var "es_o_opcode", 5 0;
v0119E778_0 .net "take_beq", 0 0, L_011A8480; 1 drivers
v0119EAE8_0 .net "take_bne", 0 0, L_011A8170; 1 drivers
v0119E1F8_0 .net "take_branch", 0 0, L_011A84F0; 1 drivers
v0119E358_0 .net "take_jal", 0 0, L_011A8368; 1 drivers
v0119E988_0 .net "take_jr", 0 0, L_011A82C0; 1 drivers
v0119E250_0 .net "temp_alu_value", 31 0, L_011A3F30; 1 drivers
v0119E0F0_0 .net "temp_jal_change_pc", 0 0, v0115F270_0; 1 drivers
v0119E408_0 .net "temp_pc", 31 0, v0115F588_0; 1 drivers
v0119E8D8_0 .net "temp_ra", 31 0, v0115F740_0; 1 drivers
v0119E460_0 .net "temp_zero", 0 0, L_011A45B8; 1 drivers
E_011508C8 .event edge, v0119EB40_0, v0119E250_0, v0119D668_0;
L_011A3C18 .cmp/eq 32, v0119D090_0, C4<00000000000000000000000000000000>;
L_011A45B8 .functor MUXZ 1, C4<0>, C4<1>, L_011A3C18, C4<>;
L_011A4038 .reduce/nor L_011A45B8;
L_011A42A0 .functor MUXZ 32, C4<00000000000000000000000000000000>, v0115F588_0, L_011A8528, C4<>;
L_011A3ED8 .functor MUXZ 32, L_011A42A0, v0119D770_0, L_011A8790, C4<>;
L_011A42F8 .functor MUXZ 32, L_011A3ED8, v0119D770_0, L_0115A2E0, C4<>;
L_011A3F30 .functor MUXZ 32, v0119D090_0, v0115F740_0, L_011A8368, C4<>;
S_0115B718 .scope module, "ac" "alucontrol" 11 32, 12 5, S_0115B690;
 .timescale 0 0;
v0119D5B8_0 .alias "ac_i_funct", 5 0, v011A1738_0;
v0119D668_0 .alias "ac_i_opcode", 5 0, v011A11B8_0;
v0119D6C0_0 .var "ac_o_control", 4 0;
E_01150C88 .event edge, v0119D668_0, v0119D5B8_0;
S_0115BE88 .scope module, "a" "alu" 11 42, 13 4, S_0115B690;
 .timescale 0 0;
v0115F798_0 .net *"_s1", 0 0, L_011A3220; 1 drivers
v0115F638_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v0115F690_0 .net *"_s16", 4 0, C4<00010>; 1 drivers
v0115F7F0_0 .net *"_s2", 15 0, L_011A3748; 1 drivers
v0115F6E8_0 .net *"_s20", 4 0, C4<00011>; 1 drivers
v0115F3D0_0 .net *"_s24", 4 0, C4<00100>; 1 drivers
v0115F0B8_0 .net *"_s28", 4 0, C4<00101>; 1 drivers
v0115ED48_0 .net *"_s32", 4 0, C4<00110>; 1 drivers
v0115F530_0 .net *"_s36", 4 0, C4<00111>; 1 drivers
v0115F060_0 .net *"_s40", 4 0, C4<01000>; 1 drivers
v0115EDA0_0 .net *"_s44", 4 0, C4<01001>; 1 drivers
v0115EDF8_0 .net *"_s48", 4 0, C4<01010>; 1 drivers
v0115EE50_0 .net *"_s52", 4 0, C4<01011>; 1 drivers
v0115EEA8_0 .net *"_s56", 4 0, C4<01100>; 1 drivers
v0115F110_0 .net *"_s60", 4 0, C4<01101>; 1 drivers
v0115F008_0 .net *"_s64", 4 0, C4<01110>; 1 drivers
v0115EF00_0 .net *"_s68", 4 0, C4<01111>; 1 drivers
v0115EF58_0 .net *"_s72", 4 0, C4<10000>; 1 drivers
v0115EFB0_0 .net *"_s76", 4 0, C4<10001>; 1 drivers
v0115F168_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v0115F218_0 .net *"_s80", 4 0, C4<10010>; 1 drivers
v0115F1C0_0 .net *"_s84", 4 0, C4<10011>; 1 drivers
v0115F378_0 .alias "a_i_alu_src", 0 0, v011A1370_0;
v0115F480_0 .alias "a_i_data_rs", 31 0, v011A1478_0;
v0115F4D8_0 .alias "a_i_data_rt", 31 0, v011A12C0_0;
v0115F5E0_0 .alias "a_i_funct", 4 0, v0119ECA0_0;
v0119DA30_0 .alias "a_i_imm", 15 0, v011A1318_0;
v0119D2A0_0 .alias "a_i_pc", 31 0, v011A1FD0_0;
v0119D928_0 .net "a_imm", 31 0, L_011A38A8; 1 drivers
v0119D140_0 .var "a_o_change_pc", 0 0;
v0119D198_0 .net "a_o_data_2", 31 0, L_011A39B0; 1 drivers
v0119D770_0 .var "alu_pc", 31 0;
v0119D090_0 .var "alu_value", 31 0;
v0119D4B0_0 .net "funct_add", 0 0, L_011A3068; 1 drivers
v0119DAE0_0 .net "funct_addu", 0 0, L_011A4350; 1 drivers
v0119D820_0 .net "funct_and", 0 0, L_011A3B10; 1 drivers
v0119DA88_0 .net "funct_beq", 0 0, L_011A3B68; 1 drivers
v0119D508_0 .net "funct_bne", 0 0, L_011A3E80; 1 drivers
v0119D610_0 .net "funct_eq", 0 0, L_011A4610; 1 drivers
v0119D0E8_0 .net "funct_ge", 0 0, L_011A3E28; 1 drivers
v0119D980_0 .net "funct_geu", 0 0, L_011A3D78; 1 drivers
v0119D350_0 .net "funct_jr", 0 0, L_011A4400; 1 drivers
v0119D9D8_0 .net "funct_lui", 0 0, L_011A4248; 1 drivers
v0119D038_0 .net "funct_neq", 0 0, L_011A3BC0; 1 drivers
v0119D7C8_0 .net "funct_nor", 0 0, L_011A41F0; 1 drivers
v0119D560_0 .net "funct_or", 0 0, L_011A3F88; 1 drivers
v0119D1F0_0 .net "funct_sll", 0 0, L_011A3CC8; 1 drivers
v0119D248_0 .net "funct_slt", 0 0, L_011A3D20; 1 drivers
v0119D2F8_0 .net "funct_sltu", 0 0, L_011A3FE0; 1 drivers
v0119D3A8_0 .net "funct_sra", 0 0, L_011A3C70; 1 drivers
v0119D878_0 .net "funct_srl", 0 0, L_011A4140; 1 drivers
v0119D400_0 .net "funct_sub", 0 0, L_011A30C0; 1 drivers
v0119D458_0 .net "funct_subu", 0 0, L_011A43A8; 1 drivers
E_01150DC8/0 .event edge, v0119D4B0_0, v0115F480_0, v0119D198_0, v0119DAE0_0;
E_01150DC8/1 .event edge, v0119D400_0, v0119D458_0, v0119D820_0, v0119D560_0;
E_01150DC8/2 .event edge, v0119D7C8_0, v0119D248_0, v0119D2F8_0, v0119D1F0_0;
E_01150DC8/3 .event edge, v0119D878_0, v0119D3A8_0, v0119D610_0, v0119D038_0;
E_01150DC8/4 .event edge, v0119D0E8_0, v0119D980_0, v0119DA88_0, v0115F4D8_0;
E_01150DC8/5 .event edge, v0115F320_0, v0119D928_0, v0119D508_0, v0119D9D8_0;
E_01150DC8/6 .event edge, v0119D350_0;
E_01150DC8 .event/or E_01150DC8/0, E_01150DC8/1, E_01150DC8/2, E_01150DC8/3, E_01150DC8/4, E_01150DC8/5, E_01150DC8/6;
L_011A3220 .part v0119F518_0, 15, 1;
LS_011A3748_0_0 .concat [ 1 1 1 1], L_011A3220, L_011A3220, L_011A3220, L_011A3220;
LS_011A3748_0_4 .concat [ 1 1 1 1], L_011A3220, L_011A3220, L_011A3220, L_011A3220;
LS_011A3748_0_8 .concat [ 1 1 1 1], L_011A3220, L_011A3220, L_011A3220, L_011A3220;
LS_011A3748_0_12 .concat [ 1 1 1 1], L_011A3220, L_011A3220, L_011A3220, L_011A3220;
L_011A3748 .concat [ 4 4 4 4], LS_011A3748_0_0, LS_011A3748_0_4, LS_011A3748_0_8, LS_011A3748_0_12;
L_011A38A8 .concat [ 16 16 0 0], v0119F518_0, L_011A3748;
L_011A39B0 .functor MUXZ 32, L_011A5578, L_011A38A8, v0119F7D8_0, C4<>;
L_011A3068 .cmp/eq 5, v0119D6C0_0, C4<00000>;
L_011A30C0 .cmp/eq 5, v0119D6C0_0, C4<00001>;
L_011A3B10 .cmp/eq 5, v0119D6C0_0, C4<00010>;
L_011A3F88 .cmp/eq 5, v0119D6C0_0, C4<00011>;
L_011A41F0 .cmp/eq 5, v0119D6C0_0, C4<00100>;
L_011A3D20 .cmp/eq 5, v0119D6C0_0, C4<00101>;
L_011A3FE0 .cmp/eq 5, v0119D6C0_0, C4<00110>;
L_011A3CC8 .cmp/eq 5, v0119D6C0_0, C4<00111>;
L_011A4140 .cmp/eq 5, v0119D6C0_0, C4<01000>;
L_011A3C70 .cmp/eq 5, v0119D6C0_0, C4<01001>;
L_011A4610 .cmp/eq 5, v0119D6C0_0, C4<01010>;
L_011A3BC0 .cmp/eq 5, v0119D6C0_0, C4<01011>;
L_011A3E28 .cmp/eq 5, v0119D6C0_0, C4<01100>;
L_011A3D78 .cmp/eq 5, v0119D6C0_0, C4<01101>;
L_011A4350 .cmp/eq 5, v0119D6C0_0, C4<01110>;
L_011A3B68 .cmp/eq 5, v0119D6C0_0, C4<01111>;
L_011A3E80 .cmp/eq 5, v0119D6C0_0, C4<10000>;
L_011A43A8 .cmp/eq 5, v0119D6C0_0, C4<10001>;
L_011A4248 .cmp/eq 5, v0119D6C0_0, C4<10010>;
L_011A4400 .cmp/eq 5, v0119D6C0_0, C4<10011>;
S_0115C130 .scope module, "tj" "treat_jal" 11 57, 14 5, S_0115B690;
 .timescale 0 0;
v0115FB08_0 .net *"_s1", 3 0, L_011A4090; 1 drivers
v0115FBB8_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0115FB60_0 .net "temp_jumpaddr", 31 0, L_011A4198; 1 drivers
v0115F428_0 .alias "tj_i_jal", 0 0, v011A13C8_0;
v0115F2C8_0 .alias "tj_i_jal_addr", 25 0, v011A1160_0;
v0115F320_0 .alias "tj_i_pc", 31 0, v011A1FD0_0;
v0115F270_0 .var "tj_o_change_pc", 0 0;
v0115F588_0 .var "tj_o_pc", 31 0;
v0115F740_0 .var "tj_o_ra", 31 0;
E_01150948 .event edge, v0115F428_0, v0115FB60_0, v0115F320_0;
L_011A4090 .part v011A0EC0_0, 28, 4;
L_011A4198 .concat [ 2 26 4 0], C4<00>, v0119F048_0, L_011A4090;
    .scope S_0115C460;
T_1 ;
    %wait E_01150A28;
    %set/v v01154DD0_0, 0, 32;
    %set/v v01154D78_0, 0, 1;
    %load/v 8, v01154748_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_1.2, 4;
    %set/v v01154D78_0, 1, 1;
    %load/v 8, v011547A0_0, 32;
    %load/v 40, v01154ED8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v01154DD0_0, 8, 32;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %sub 8, 40, 32;
    %set/v v01154FE0_0, 8, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %sub 8, 40, 32;
    %set/v v01154FE0_0, 8, 32;
    %set/v v01154D78_0, 0, 1;
    %set/v v01154DD0_0, 0, 32;
T_1.3 ;
T_1.0 ;
    %load/v 8, v01154748_0, 6;
    %cmpi/u 8, 5, 6;
    %jmp/0xz  T_1.4, 4;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_1.6, 4;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %sub 8, 40, 32;
    %set/v v01154FE0_0, 8, 32;
    %set/v v01154D78_0, 1, 1;
    %load/v 8, v011547A0_0, 32;
    %load/v 40, v01154ED8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v01154DD0_0, 8, 32;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v01154430_0, 32;
    %load/v 40, v01154488_0, 32;
    %sub 8, 40, 32;
    %set/v v01154FE0_0, 8, 32;
    %set/v v01154D78_0, 0, 1;
    %set/v v01154DD0_0, 0, 32;
T_1.7 ;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0115B828;
T_2 ;
    %wait E_01150788;
    %set/v v0115FA00_0, 0, 1;
    %set/v v0115FAB0_0, 0, 32;
    %set/v v0115FCC0_0, 0, 32;
    %load/v 8, v0115F8A0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v01154F88_0, 1;
    %set/v v0115FA00_0, 8, 1;
    %load/v 8, v0115F8F8_0, 32;
    %set/v v0115FAB0_0, 8, 32;
    %load/v 8, v0115FC10_0, 32;
    %set/v v0115FCC0_0, 8, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0115F9A8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011550E8_0, 1;
    %set/v v0115FA00_0, 8, 1;
    %load/v 8, v0115F848_0, 32;
    %set/v v0115FAB0_0, 8, 32;
    %load/v 8, v0115F950_0, 32;
    %set/v v0115FCC0_0, 8, 32;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0115BC68;
T_3 ;
    %wait E_01150AA8;
    %load/v 8, v011A0D08_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0EC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A0DB8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0F70_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011A0E10_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v011A0F70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0EC0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011A0DB8_0, 0, 1;
    %load/v 8, v011A0C58_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v011A0B50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0F70_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011A0F70_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0F70_0, 0, 8;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0115C240;
T_4 ;
    %wait E_01150AA8;
    %load/v 8, v011A0BA8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 7 17 "$readmemh", "./source/instr.txt", v011A0D60, 1'sb0, 1'sb0;
    %ix/load 0, 1, 0;
    %assign/v0 v011A0F18_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0C00_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011A0E68_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 40, v011A0FC8_0, 30;
    %jmp T_4.5;
T_4.4 ;
    %mov 40, 2, 30;
T_4.5 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %load/av 8, v011A0D60, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0C00_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011A0F18_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011A0F18_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0C00_0, 0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0115BAD0;
T_5 ;
    %wait E_01150B88;
    %set/v v0119FAF0_0, 0, 5;
    %set/v v0119F8E0_0, 0, 5;
    %set/v v0119FA98_0, 0, 5;
    %set/v v0119F1A8_0, 0, 6;
    %set/v v0119F468_0, 0, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F258_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
    %load/v 8, v0119F6D0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0119FBF8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0119FB48_0, 1;
    %jmp/0xz  T_5.4, 8;
    %set/v v0119FAF0_0, 1, 5;
    %set/v v0119F8E0_0, 0, 5;
    %set/v v0119FA98_0, 0, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %load/v 8, v0119FD58_0, 6;
    %set/v v0119F468_0, 8, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F258_0, 0, 1;
    %set/v v0119F0F8_0, 1, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v011A0628_0, 5;
    %set/v v0119FAF0_0, 8, 5;
    %load/v 8, v011A0890_0, 5;
    %set/v v0119F8E0_0, 8, 5;
    %load/v 8, v011A0AF8_0, 5;
    %set/v v0119FA98_0, 8, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %load/v 8, v0119FD58_0, 6;
    %set/v v0119F468_0, 8, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F258_0, 1, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0119FDB0_0, 1;
    %load/v 9, v0119FFC0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0119FC50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0119FD00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0119FF10_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0119FE08_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v011A0628_0, 5;
    %set/v v0119FAF0_0, 8, 5;
    %load/v 8, v011A0890_0, 5;
    %set/v v0119F8E0_0, 8, 5;
    %set/v v0119FA98_0, 0, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %set/v v0119F468_0, 0, 6;
    %load/v 8, v0119FEB8_0, 16;
    %set/v v0119F518_0, 8, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F7D8_0, 1, 1;
    %set/v v0119F258_0, 1, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0119FF68_0, 1;
    %load/v 9, v0119FE60_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v011A0628_0, 5;
    %set/v v0119FAF0_0, 8, 5;
    %load/v 8, v011A0890_0, 5;
    %set/v v0119F8E0_0, 8, 5;
    %set/v v0119FA98_0, 0, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %set/v v0119F468_0, 0, 6;
    %load/v 8, v0119FEB8_0, 16;
    %set/v v0119F518_0, 8, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F410_0, 1, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F258_0, 0, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0119FBA0_0, 1;
    %load/v 9, v011A0310_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v011A0628_0, 5;
    %set/v v0119FAF0_0, 8, 5;
    %load/v 8, v011A0890_0, 5;
    %set/v v0119F8E0_0, 8, 5;
    %set/v v0119FA98_0, 0, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %set/v v0119F468_0, 0, 6;
    %load/v 8, v0119FEB8_0, 16;
    %set/v v0119F518_0, 8, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
    %set/v v0119F410_0, 0, 1;
    %load/v 8, v0119FBA0_0, 1;
    %jmp/0xz  T_5.12, 8;
    %set/v v0119F7D8_0, 1, 1;
    %set/v v0119F258_0, 1, 1;
    %set/v v0119F150_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v011A0310_0, 1;
    %jmp/0xz  T_5.14, 8;
    %set/v v0119F7D8_0, 1, 1;
    %set/v v0119F0A0_0, 1, 1;
T_5.14 ;
T_5.13 ;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v0119FCA8_0, 1;
    %jmp/0xz  T_5.16, 8;
    %set/v v0119FAF0_0, 0, 5;
    %set/v v0119F8E0_0, 0, 5;
    %set/v v0119FA98_0, 1, 5;
    %load/v 8, v011A0A48_0, 6;
    %set/v v0119F1A8_0, 8, 6;
    %set/v v0119F468_0, 0, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 1, 1;
    %set/v v0119F258_0, 1, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 1, 1;
    %load/v 8, v011A0AA0_0, 26;
    %set/v v0119F048_0, 8, 26;
    %jmp T_5.17;
T_5.16 ;
    %set/v v0119FAF0_0, 0, 5;
    %set/v v0119F8E0_0, 0, 5;
    %set/v v0119FA98_0, 0, 5;
    %set/v v0119F1A8_0, 0, 6;
    %set/v v0119F468_0, 0, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 0, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F258_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
T_5.17 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %set/v v0119FAF0_0, 0, 5;
    %set/v v0119F8E0_0, 0, 5;
    %set/v v0119FA98_0, 0, 5;
    %set/v v0119F1A8_0, 0, 6;
    %set/v v0119F468_0, 0, 6;
    %set/v v0119F518_0, 0, 16;
    %set/v v0119F830_0, 0, 1;
    %set/v v0119F258_0, 0, 1;
    %set/v v0119F410_0, 0, 1;
    %set/v v0119F7D8_0, 0, 1;
    %set/v v0119F0A0_0, 0, 1;
    %set/v v0119F150_0, 0, 1;
    %set/v v0119F0F8_0, 0, 1;
    %set/v v0119F938_0, 0, 1;
    %set/v v0119F048_0, 0, 26;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0115B580;
T_6 ;
    %wait E_01150C28;
    %load/v 8, v0119E618_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0119E880_0, 0, 32;
T_6.2 ;
    %load/v 8, v0119E880_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %load/v 8, v0119E880_0, 32;
    %ix/getv/s 3, v0119E880_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119E148, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0119E880_0, 32;
    %set/v v0119E880_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0119EA90_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0119E720_0, 32;
    %ix/getv 3, v0119E4B8_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119E148, 0, 8;
t_1 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0115B718;
T_7 ;
    %wait E_01150C88;
    %set/v v0119D6C0_0, 0, 5;
    %load/v 8, v0119D668_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v0119D5B8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_7.11, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_7.12, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_7.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_7.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_7.15, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_7.16, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_7.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_7.18, 6;
    %set/v v0119D6C0_0, 0, 5;
    %jmp T_7.20;
T_7.2 ;
    %set/v v0119D6C0_0, 0, 5;
    %jmp T_7.20;
T_7.3 ;
    %movi 8, 1, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.4 ;
    %movi 8, 2, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.5 ;
    %movi 8, 3, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.6 ;
    %movi 8, 4, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.7 ;
    %movi 8, 5, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.8 ;
    %movi 8, 6, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.9 ;
    %movi 8, 7, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.10 ;
    %movi 8, 8, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.11 ;
    %movi 8, 9, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.12 ;
    %movi 8, 10, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.13 ;
    %movi 8, 11, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.14 ;
    %movi 8, 12, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.15 ;
    %movi 8, 13, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.16 ;
    %movi 8, 14, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.17 ;
    %movi 8, 17, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.18 ;
    %movi 8, 19, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.20;
T_7.20 ;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 38, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 39, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 36, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 37, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 44, 6;
    %or 8, 4, 1;
    %load/v 9, v0119D668_0, 6;
    %cmpi/u 9, 45, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_7.21, 8;
    %set/v v0119D6C0_0, 0, 5;
    %jmp T_7.22;
T_7.21 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_7.23, 4;
    %set/v v0119D6C0_0, 0, 5;
    %jmp T_7.24;
T_7.23 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 9, 6;
    %jmp/0xz  T_7.25, 4;
    %movi 8, 14, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.26;
T_7.25 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 10, 6;
    %jmp/0xz  T_7.27, 4;
    %movi 8, 5, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.28;
T_7.27 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 11, 6;
    %jmp/0xz  T_7.29, 4;
    %movi 8, 6, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.30;
T_7.29 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 12, 6;
    %jmp/0xz  T_7.31, 4;
    %movi 8, 2, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.32;
T_7.31 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 13, 6;
    %jmp/0xz  T_7.33, 4;
    %movi 8, 3, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.34;
T_7.33 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_7.35, 4;
    %movi 8, 15, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.36;
T_7.35 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 5, 6;
    %jmp/0xz  T_7.37, 4;
    %movi 8, 16, 5;
    %set/v v0119D6C0_0, 8, 5;
    %jmp T_7.38;
T_7.37 ;
    %load/v 8, v0119D668_0, 6;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_7.39, 4;
    %movi 8, 18, 5;
    %set/v v0119D6C0_0, 8, 5;
T_7.39 ;
T_7.38 ;
T_7.36 ;
T_7.34 ;
T_7.32 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.24 ;
T_7.22 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0115BE88;
T_8 ;
    %wait E_01150DC8;
    %set/v v0119D090_0, 0, 32;
    %set/v v0119D770_0, 0, 32;
    %set/v v0119D140_0, 0, 1;
    %load/v 8, v0119D4B0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %add 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0119DAE0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %add 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0119D400_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0119D458_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v0119D820_0, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %and 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v0119D560_0, 1;
    %jmp/0xz  T_8.10, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %or 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.11;
T_8.10 ;
    %load/v 8, v0119D7C8_0, 1;
    %jmp/0xz  T_8.12, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/v 8, v0119D248_0, 1;
    %jmp/0xz  T_8.14, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_8.16, 5;
    %movi 8, 1, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.17;
T_8.16 ;
    %set/v v0119D090_0, 0, 32;
T_8.17 ;
    %jmp T_8.15;
T_8.14 ;
    %load/v 8, v0119D2F8_0, 1;
    %jmp/0xz  T_8.18, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_8.20, 5;
    %movi 8, 1, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.21;
T_8.20 ;
    %set/v v0119D090_0, 0, 32;
T_8.21 ;
    %jmp T_8.19;
T_8.18 ;
    %load/v 8, v0119D1F0_0, 1;
    %jmp/0xz  T_8.22, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.23;
T_8.22 ;
    %load/v 8, v0119D878_0, 1;
    %jmp/0xz  T_8.24, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.25;
T_8.24 ;
    %load/v 8, v0119D3A8_0, 1;
    %jmp/0xz  T_8.26, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.27;
T_8.26 ;
    %load/v 8, v0119D610_0, 1;
    %jmp/0xz  T_8.28, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_8.30, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.32, 8;
T_8.30 ; End of true expr.
    %jmp/0  T_8.31, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.32;
T_8.31 ;
    %mov 9, 0, 32; Return false value
T_8.32 ;
    %set/v v0119D090_0, 9, 32;
    %jmp T_8.29;
T_8.28 ;
    %load/v 8, v0119D038_0, 1;
    %jmp/0xz  T_8.33, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0119D198_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_8.35, 8;
    %mov 9, 0, 32;
    %jmp/1  T_8.37, 8;
T_8.35 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_8.36, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_8.37;
T_8.36 ;
    %mov 9, 41, 32; Return false value
T_8.37 ;
    %set/v v0119D090_0, 9, 32;
    %jmp T_8.34;
T_8.33 ;
    %load/v 8, v0119D0E8_0, 1;
    %jmp/0xz  T_8.38, 8;
    %load/v 8, v0119D198_0, 32;
    %load/v 40, v0115F480_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_8.40, 5;
    %movi 8, 1, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.41;
T_8.40 ;
    %set/v v0119D090_0, 0, 32;
T_8.41 ;
    %jmp T_8.39;
T_8.38 ;
    %load/v 8, v0119D980_0, 1;
    %jmp/0xz  T_8.42, 8;
    %load/v 8, v0119D198_0, 32;
    %load/v 40, v0115F480_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_8.44, 5;
    %movi 8, 1, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.45;
T_8.44 ;
    %set/v v0119D090_0, 0, 32;
T_8.45 ;
    %jmp T_8.43;
T_8.42 ;
    %load/v 8, v0119DA88_0, 1;
    %jmp/0xz  T_8.46, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_8.48, 4;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %load/v 8, v0119D2A0_0, 32;
    %load/v 40, v0119D928_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0119D770_0, 8, 32;
    %set/v v0119D140_0, 1, 1;
    %jmp T_8.49;
T_8.48 ;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %set/v v0119D770_0, 0, 32;
    %set/v v0119D140_0, 0, 1;
T_8.49 ;
    %jmp T_8.47;
T_8.46 ;
    %load/v 8, v0119D508_0, 1;
    %jmp/0xz  T_8.50, 8;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_8.52, 4;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %load/v 8, v0119D2A0_0, 32;
    %load/v 40, v0119D928_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0119D770_0, 8, 32;
    %set/v v0119D140_0, 1, 1;
    %jmp T_8.53;
T_8.52 ;
    %load/v 8, v0115F480_0, 32;
    %load/v 40, v0115F4D8_0, 32;
    %sub 8, 40, 32;
    %set/v v0119D090_0, 8, 32;
    %set/v v0119D770_0, 0, 32;
    %set/v v0119D140_0, 0, 1;
T_8.53 ;
    %jmp T_8.51;
T_8.50 ;
    %load/v 8, v0119D9D8_0, 1;
    %jmp/0xz  T_8.54, 8;
    %mov 8, 0, 16;
    %load/v 24, v0119D928_0, 32;
    %set/v v0119D090_0, 8, 32;
    %jmp T_8.55;
T_8.54 ;
    %load/v 8, v0119D350_0, 1;
    %jmp/0xz  T_8.56, 8;
    %load/v 8, v0115F4D8_0, 32;
    %set/v v0119D770_0, 8, 32;
    %set/v v0119D140_0, 1, 1;
    %jmp T_8.57;
T_8.56 ;
    %set/v v0119D770_0, 0, 32;
    %set/v v0119D090_0, 0, 32;
    %set/v v0119D140_0, 0, 1;
T_8.57 ;
T_8.55 ;
T_8.51 ;
T_8.47 ;
T_8.43 ;
T_8.39 ;
T_8.34 ;
T_8.29 ;
T_8.27 ;
T_8.25 ;
T_8.23 ;
T_8.19 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0115C130;
T_9 ;
    %wait E_01150948;
    %set/v v0115F740_0, 0, 32;
    %set/v v0115F588_0, 0, 32;
    %set/v v0115F270_0, 0, 1;
    %load/v 8, v0115F428_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0115FB60_0, 32;
    %set/v v0115F588_0, 8, 32;
    %load/v 8, v0115F320_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0115F740_0, 8, 32;
    %set/v v0115F270_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %set/v v0115F270_0, 0, 1;
    %set/v v0115F588_0, 0, 32;
    %set/v v0115F740_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0115B690;
T_10 ;
    %wait E_011508C8;
    %set/v v0119E1A0_0, 0, 32;
    %set/v v0119E300_0, 0, 1;
    %set/v v0119E098_0, 0, 6;
    %load/v 8, v0119EB40_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0119E250_0, 32;
    %set/v v0119E1A0_0, 8, 32;
    %set/v v0119E300_0, 1, 1;
    %load/v 8, v0119ECF8_0, 6;
    %set/v v0119E098_0, 8, 6;
    %jmp T_10.1;
T_10.0 ;
    %set/v v0119E300_0, 0, 1;
    %set/v v0119E1A0_0, 0, 32;
    %set/v v0119E098_0, 0, 6;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0115C3D8;
T_11 ;
    %set/v v011A1DC0_0, 0, 1;
    %set/v v011A1E70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0115C3D8;
T_12 ;
    %delay 5, 0;
    %load/v 8, v011A1DC0_0, 1;
    %inv 8, 1;
    %set/v v011A1DC0_0, 8, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0115C3D8;
T_13 ;
    %vpi_call 4 21 "$dumpfile", "./waveform/verify.vcd";
    %vpi_call 4 22 "$dumpvars", 1'sb0, S_0115C3D8;
    %end;
    .thread T_13;
    .scope S_0115C3D8;
T_14 ;
    %movi 8, 2, 32;
    %set/v v011A19F8_0, 8, 32;
    %fork TD_tb.reset, S_0115BF10;
    %join;
    %wait E_01150B08;
    %set/v v011A1E70_0, 1, 1;
    %delay 100, 0;
    %vpi_call 4 37 "$finish";
    %vpi_call 4 38 "$finish";
    %end;
    .thread T_14;
    .scope S_0115C3D8;
T_15 ;
    %vpi_call 4 42 "$monitor", $time, " ", "v_o_instr = %h, v_o_pc = %d, ds_o_jal = %b, ds_o_jal_addr = %d, ds_o_jr = %b, r_data_in = %d, r_addr_in = %d, r_addr_out1 = %d, r_data_out1 = %d, d_o_reg_wr = %b, es_o_alu_value = %d", v011A1F78_0, v011A1FD0_0, v011A13C8_0, v011A1160_0, v011A14D0_0, v0119E720_0, v0119E4B8_0, v0119E510_0, v0119EA38_0, v0119F258_0, v011A19A0_0;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "././source/branch.v";
    "././source/mux21.v";
    ".\test\tb_verify.v";
    "././source/verify.v";
    "././source/program_counter.v";
    "././source/imem.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu_control.v";
    "././source/alu.v";
    "././source/treat_jal.v";
