Analysis & Synthesis report for AD9764_Code
Sat Jul 15 11:07:12 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AD9764_Code|time_cs:time_cs_u1|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated
 16. Parameter Settings for User Entity Instance: delay_debounce:u_delay_debounce_sa
 17. Parameter Settings for User Entity Instance: delay_debounce:u_delay_debounce_sb
 18. Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: pllm:pll_u1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: time_cs:time_cs_u1
 21. Parameter Settings for User Entity Instance: time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component
 22. Parameter Settings for User Entity Instance: time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component
 23. Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component
 24. Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component
 25. Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component
 26. Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component
 27. Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u5|lpm_counter:LPM_COUNTER_component
 28. Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key1_delay
 29. Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key2_delay
 30. Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key3_delay
 31. Parameter Settings for User Entity Instance: spi:u_spi
 32. Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data
 33. Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd
 34. Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data
 35. Parameter Settings for User Entity Instance: spi:u_spi|spi_reg_buf:u_spi_reg_buf
 36. Parameter Settings for User Entity Instance: ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "sel_wave:u_sel_wave"
 41. Port Connectivity Checks: "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd"
 42. Port Connectivity Checks: "spi:u_spi|spi_cmd_data:u_spi_cmd_data"
 43. Port Connectivity Checks: "spi:u_spi"
 44. Port Connectivity Checks: "key_con:u_key_con|key_delay:u_key3_delay"
 45. Port Connectivity Checks: "time_cs:time_cs_u1|counter_32bit:trick_count"
 46. Port Connectivity Checks: "time_cs:time_cs_u1|counter_32bit:time_out_count"
 47. SignalTap II Logic Analyzer Settings
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 15 11:07:12 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; AD9764_Code                                 ;
; Top-level Entity Name              ; AD9764_Code                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,138                                       ;
;     Total combinational functions  ; 1,526                                       ;
;     Dedicated logic registers      ; 1,561                                       ;
; Total registers                    ; 1561                                        ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; AD9764_Code        ; AD9764_Code        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; src/PLL.v                        ; yes             ; User Wizard-Generated File             ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v                              ;         ;
; src/AD9764_Code.v                ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v                      ;         ;
; src/key_con.v                    ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v                          ;         ;
; src/key_delay.v                  ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v                        ;         ;
; src/add_32bit.v                  ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/add_32bit.v                        ;         ;
; src/ROM_Sin.v                    ; yes             ; User Wizard-Generated File             ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v                          ;         ;
; src/sel_wave.v                   ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/sel_wave.v                         ;         ;
; src/spi_reg_buf.v                ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_reg_buf.v                      ;         ;
; src/spi_core_log.v               ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v                     ;         ;
; src/spi_cmd_data.v               ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v                     ;         ;
; src/spi.v                        ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v                              ;         ;
; src/delay_debounce.v             ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/delay_debounce.v                   ;         ;
; src/in_buf.v                     ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/in_buf.v                           ;         ;
; src/time_cs.v                    ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/time_cs.v                          ;         ;
; src/buf_or.v                     ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/buf_or.v                           ;         ;
; src/cnt_module.v                 ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cnt_module.v                       ;         ;
; two_frequency.v                  ; yes             ; User Verilog HDL File                  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/two_frequency.v                        ;         ;
; counter_32bit.v                  ; yes             ; User Wizard-Generated File             ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v                        ;         ;
; src/cntt.v                       ; yes             ; User Wizard-Generated File             ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v                             ;         ;
; pllm.v                           ; yes             ; User Wizard-Generated File             ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v                        ;         ;
; db/pllm_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v                       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_0ij.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_0ij.tdf                        ;         ;
; db/cntr_6ui.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_6ui.tdf                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ln91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_ln91.tdf                 ;         ;
; sin_wave.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/sin_wave.mif                           ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_st14.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_st14.tdf                 ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/mux_tsc.tdf                         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; e:/fpga/quartus ii/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/decode_dvf.tdf                      ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_m9j.tdf                        ;         ;
; db/cntr_hgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_hgi.tdf                        ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_rgc.tdf                        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_23j.tdf                        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_ngc.tdf                        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,138                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 1526                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 426                                                                          ;
;     -- 3 input functions                    ; 441                                                                          ;
;     -- <=2 input functions                  ; 659                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 913                                                                          ;
;     -- arithmetic mode                      ; 613                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1561                                                                         ;
;     -- Dedicated logic registers            ; 1561                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 41                                                                           ;
; Total memory bits                           ; 65536                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
; Total PLLs                                  ; 2                                                                            ;
;     -- PLLs                                 ; 2                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 591                                                                          ;
; Total fan-out                               ; 9684                                                                         ;
; Average fan-out                             ; 3.03                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AD9764_Code                                                                                            ; 1526 (29)         ; 1561 (28)    ; 65536       ; 0            ; 0       ; 0         ; 41   ; 0            ; |AD9764_Code                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |PLL:U_PLL|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|PLL:U_PLL                                                                                                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|PLL:U_PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ;              ;
;          |PLL_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                         ;              ;
;    |ROM_Sin:u_ROM_Sin|                                                                                  ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|ROM_Sin:u_ROM_Sin                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ;              ;
;          |altsyncram_ln91:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated                                                                                                                                                                                                                                                    ;              ;
;    |add_32bit:u_add_32bit|                                                                              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|add_32bit:u_add_32bit                                                                                                                                                                                                                                                                                                               ;              ;
;    |buf_or:buf_or_u1|                                                                                   ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|buf_or:buf_or_u1                                                                                                                                                                                                                                                                                                                    ;              ;
;    |cnt_module:cnt_module_u1|                                                                           ; 169 (4)           ; 330 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1                                                                                                                                                                                                                                                                                                            ;              ;
;       |cntt:cntt_u1|                                                                                    ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u1                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                             ;              ;
;             |cntr_6ui:auto_generated|                                                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated                                                                                                                                                                                                                                     ;              ;
;       |cntt:cntt_u2|                                                                                    ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u2                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                             ;              ;
;             |cntr_6ui:auto_generated|                                                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated                                                                                                                                                                                                                                     ;              ;
;       |cntt:cntt_u3|                                                                                    ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u3                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                             ;              ;
;             |cntr_6ui:auto_generated|                                                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated                                                                                                                                                                                                                                     ;              ;
;       |cntt:cntt_u4|                                                                                    ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u4                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                             ;              ;
;             |cntr_6ui:auto_generated|                                                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated                                                                                                                                                                                                                                     ;              ;
;       |cntt:cntt_u5|                                                                                    ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u5                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u5|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                             ;              ;
;             |cntr_6ui:auto_generated|                                                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u5|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated                                                                                                                                                                                                                                     ;              ;
;    |delay_debounce:u_delay_debounce_sa|                                                                 ; 11 (11)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|delay_debounce:u_delay_debounce_sa                                                                                                                                                                                                                                                                                                  ;              ;
;    |delay_debounce:u_delay_debounce_sb|                                                                 ; 11 (11)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|delay_debounce:u_delay_debounce_sb                                                                                                                                                                                                                                                                                                  ;              ;
;    |in_buf:in_buf_u1|                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|in_buf:in_buf_u1                                                                                                                                                                                                                                                                                                                    ;              ;
;    |key_con:u_key_con|                                                                                  ; 584 (408)         ; 329 (199)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|key_con:u_key_con                                                                                                                                                                                                                                                                                                                   ;              ;
;       |key_delay:u_key1_delay|                                                                          ; 88 (88)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay                                                                                                                                                                                                                                                                                            ;              ;
;       |key_delay:u_key2_delay|                                                                          ; 88 (88)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay                                                                                                                                                                                                                                                                                            ;              ;
;    |pllm:pll_u1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|pllm:pll_u1                                                                                                                                                                                                                                                                                                                         ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|pllm:pll_u1|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ;              ;
;          |pllm_altpll:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|pllm:pll_u1|altpll:altpll_component|pllm_altpll:auto_generated                                                                                                                                                                                                                                                                      ;              ;
;    |sel_wave:u_sel_wave|                                                                                ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sel_wave:u_sel_wave                                                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 262 (1)           ; 328 (4)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 261 (0)           ; 324 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 261 (19)          ; 324 (44)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_st14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated                                                                                                                                          ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 90 (90)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 6 (1)             ; 26 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 84 (8)            ; 72 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |spi:u_spi|                                                                                          ; 202 (0)           ; 279 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|spi:u_spi                                                                                                                                                                                                                                                                                                                           ;              ;
;       |spi_cmd_data:u_spi_cmd_data|                                                                     ; 97 (0)            ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data                                                                                                                                                                                                                                                                                               ;              ;
;          |spi_core_log:u_spi_core_cmd|                                                                  ; 1 (1)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd                                                                                                                                                                                                                                                                   ;              ;
;          |spi_core_log:u_spi_core_data|                                                                 ; 96 (96)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data                                                                                                                                                                                                                                                                  ;              ;
;       |spi_reg_buf:u_spi_reg_buf|                                                                       ; 105 (105)         ; 165 (165)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|spi:u_spi|spi_reg_buf:u_spi_reg_buf                                                                                                                                                                                                                                                                                                 ;              ;
;    |time_cs:time_cs_u1|                                                                                 ; 90 (26)           ; 83 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1                                                                                                                                                                                                                                                                                                                  ;              ;
;       |counter_32bit:time_out_count|                                                                    ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:time_out_count                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                   ;              ;
;             |cntr_0ij:auto_generated|                                                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated                                                                                                                                                                                                                           ;              ;
;       |counter_32bit:trick_count|                                                                       ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:trick_count                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                      ;              ;
;             |cntr_0ij:auto_generated|                                                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated                                                                                                                                                                                                                              ;              ;
;    |two_frequency:two_frequency_u1|                                                                     ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9764_Code|two_frequency:two_frequency_u1                                                                                                                                                                                                                                                                                                      ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; ROM              ; 4096         ; 14           ; --           ; --           ; 57344 ; ../Sin_Wave.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192  ; None            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|PLL:U_PLL                                       ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v       ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u1           ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v      ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u2           ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v      ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u3           ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v      ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u4           ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v      ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|cnt_module:cnt_module_u1|cntt:cntt_u5           ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v      ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|pllm:pll_u1                                     ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v          ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:time_out_count ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|time_cs:time_cs_u1|counter_32bit:trick_count    ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |AD9764_Code|ROM_Sin:u_ROM_Sin                               ; D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |AD9764_Code|time_cs:time_cs_u1|state                                          ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_WAIT ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_WAIT  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; time_cs:time_cs_u1|state~6            ; Lost fanout        ;
; time_cs:time_cs_u1|state~7            ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1561  ;
; Number of registers using Synchronous Clear  ; 236   ;
; Number of registers using Synchronous Load   ; 252   ;
; Number of registers using Asynchronous Clear ; 366   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 984   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |AD9764_Code|key_con:u_key_con|fre_end[1]                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AD9764_Code|key_con:u_key_con|cycle_count[2]                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AD9764_Code|sel_wave:u_sel_wave|da_out_reg[1]                                                                     ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |AD9764_Code|sel_wave:u_sel_wave|da_out_reg[4]                                                                     ;
; 16:1               ; 32 bits   ; 320 LEs       ; 128 LEs              ; 192 LEs                ; Yes        ; |AD9764_Code|spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                                           ;
; 9:1                ; 21 bits   ; 126 LEs       ; 42 LEs               ; 84 LEs                 ; Yes        ; |AD9764_Code|key_con:u_key_con|fre[28]                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |AD9764_Code|key_con:u_key_con|fre[10]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AD9764_Code|time_cs:time_cs_u1|state                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |AD9764_Code|time_cs:time_cs_u1|Selector2                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |AD9764_Code|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_debounce:u_delay_debounce_sa ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DELAY_PERIOD   ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_debounce:u_delay_debounce_sb ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DELAY_PERIOD   ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; -2000                 ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -2000                 ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllm:pll_u1|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllm ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 3                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pllm_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_cs:time_cs_u1 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; TIME_CNT_WIDTH  ; 32    ; Signed Integer                        ;
; TRICK_CNT_WIDTH ; 32    ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                         ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                     ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                ;
; CBXI_PARAMETER         ; cntr_0ij     ; Untyped                                                                                ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                      ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                             ;
; LPM_MODULUS            ; 0            ; Untyped                                                                             ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                             ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                  ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                             ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                             ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                             ;
; CBXI_PARAMETER         ; cntr_0ij     ; Untyped                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_6ui     ; Untyped                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_6ui     ; Untyped                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_6ui     ; Untyped                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u4|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_6ui     ; Untyped                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_module:cnt_module_u1|cntt:cntt_u5|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_6ui     ; Untyped                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key1_delay ;
+----------------+----------------------------------+-----------------------------------+
; Parameter Name ; Value                            ; Type                              ;
+----------------+----------------------------------+-----------------------------------+
; del            ; 00000000010011000100101101000000 ; Unsigned Binary                   ;
+----------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key2_delay ;
+----------------+----------------------------------+-----------------------------------+
; Parameter Name ; Value                            ; Type                              ;
+----------------+----------------------------------+-----------------------------------+
; del            ; 00000000010011000100101101000000 ; Unsigned Binary                   ;
+----------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_con:u_key_con|key_delay:u_key3_delay ;
+----------------+----------------------------------+-----------------------------------+
; Parameter Name ; Value                            ; Type                              ;
+----------------+----------------------------------+-----------------------------------+
; del            ; 00000000010011000100101101000000 ; Unsigned Binary                   ;
+----------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:u_spi ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                ;
; CHANNEL_NUMBER ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; CMD_WIDTH      ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:u_spi|spi_reg_buf:u_spi_reg_buf ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; CHANNEL_NUMBER ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 14                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../Sin_Wave.mif      ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ln91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                     ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334528                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 2                                ; Untyped        ;
; sld_trigger_bits                                ; 2                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 49730                            ; Untyped        ;
; sld_node_crc_loword                             ; 25352                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                ; Signed Integer ;
; sld_sample_depth                                ; 4096                             ; Untyped        ;
; sld_segment_size                                ; 4096                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                             ; String         ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 32                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 2                                   ;
; Entity Instance               ; PLL:U_PLL|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
; Entity Instance               ; pllm:pll_u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 14                                                ;
;     -- NUMWORDS_A                         ; 4096                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "sel_wave:u_sel_wave" ;
+--------------+-------+----------+---------------+
; Port         ; Type  ; Severity ; Details       ;
+--------------+-------+----------+---------------+
; da_inb[1..0] ; Input ; Info     ; Stuck at GND  ;
+--------------+-------+----------+---------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd" ;
+---------+--------+----------+-----------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                         ;
+---------+--------+----------+-----------------------------------------------------------------+
; spi_sdo ; Output ; Info     ; Explicitly unconnected                                          ;
; din[7]  ; Input  ; Info     ; Stuck at VCC                                                    ;
; din[6]  ; Input  ; Info     ; Stuck at GND                                                    ;
; din[5]  ; Input  ; Info     ; Stuck at VCC                                                    ;
; din[4]  ; Input  ; Info     ; Stuck at GND                                                    ;
; din[3]  ; Input  ; Info     ; Stuck at VCC                                                    ;
; din[2]  ; Input  ; Info     ; Stuck at GND                                                    ;
; din[1]  ; Input  ; Info     ; Stuck at VCC                                                    ;
; din[0]  ; Input  ; Info     ; Stuck at GND                                                    ;
+---------+--------+----------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:u_spi|spi_cmd_data:u_spi_cmd_data"                                                                                 ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; cmd  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "cmd[7..4]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:u_spi"                                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_reg_1       ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; read_reg_5[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; write_reg_7       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_8       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_9       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_10      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_11      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_12      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_13      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_14      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; write_reg_15      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read_reg_6        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_7        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_8        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_9        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_10       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_11       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_12       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_13       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_14       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_reg_15       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_con:u_key_con|key_delay:u_key3_delay"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; kout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "time_cs:time_cs_u1|counter_32bit:trick_count" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "time_cs:time_cs_u1|counter_32bit:time_out_count" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                    ;
; cnt_en ; Input ; Info     ; Stuck at VCC                                    ;
+--------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                     ;
+----------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+----------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+
; KEY1     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY1                                                                         ; N/A     ;
; KEY1     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY1                                                                         ; N/A     ;
; dac_clk1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; spi_sdi  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_sdi                                                                      ; N/A     ;
; spi_sdi  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_sdi                                                                      ; N/A     ;
+----------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Jul 15 11:07:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD9764_Code -c AD9764_Code
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/pll.v
    Info (12023): Found entity 1: PLL
Warning (10275): Verilog HDL Module Instantiation warning at AD9764_Code.v(227): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/ad9764_code.v
    Info (12023): Found entity 1: AD9764_Code
Info (12021): Found 1 design units, including 1 entities, in source file src/key_con.v
    Info (12023): Found entity 1: key_con
Info (12021): Found 1 design units, including 1 entities, in source file src/key_delay.v
    Info (12023): Found entity 1: key_delay
Info (12021): Found 1 design units, including 1 entities, in source file src/add_32bit.v
    Info (12023): Found entity 1: add_32bit
Info (12021): Found 1 design units, including 1 entities, in source file src/rom_sin.v
    Info (12023): Found entity 1: ROM_Sin
Info (12021): Found 1 design units, including 1 entities, in source file src/sel_wave.v
    Info (12023): Found entity 1: sel_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_reg_buf.v
    Info (12023): Found entity 1: spi_reg_buf
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_core_log.v
    Info (12023): Found entity 1: spi_core_log
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_cmd_data.v
    Info (12023): Found entity 1: spi_cmd_data
Warning (10275): Verilog HDL Module Instantiation warning at spi.v(134): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/spi.v
    Info (12023): Found entity 1: spi
Info (12021): Found 1 design units, including 1 entities, in source file src/delay_debounce.v
    Info (12023): Found entity 1: delay_debounce
Info (12021): Found 1 design units, including 1 entities, in source file src/in_buf.v
    Info (12023): Found entity 1: in_buf
Info (12021): Found 1 design units, including 1 entities, in source file src/time_cs.v
    Info (12023): Found entity 1: time_cs
Info (12021): Found 1 design units, including 1 entities, in source file src/buf_or.v
    Info (12023): Found entity 1: buf_or
Info (12021): Found 1 design units, including 1 entities, in source file src/cnt_module.v
    Info (12023): Found entity 1: cnt_module
Info (12021): Found 1 design units, including 1 entities, in source file two_frequency.v
    Info (12023): Found entity 1: two_frequency
Info (12021): Found 1 design units, including 1 entities, in source file counter_32bit.v
    Info (12023): Found entity 1: counter_32bit
Info (12021): Found 1 design units, including 1 entities, in source file src/cntt.v
    Info (12023): Found entity 1: cntt
Info (12021): Found 1 design units, including 1 entities, in source file pllm.v
    Info (12023): Found entity 1: pllm
Warning (10236): Verilog HDL Implicit Net warning at AD9764_Code.v(81): created implicit net for "clk1"
Warning (10236): Verilog HDL Implicit Net warning at AD9764_Code.v(129): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at key_con.v(53): created implicit net for "key3_out"
Info (12127): Elaborating entity "AD9764_Code" for the top level hierarchy
Info (12128): Elaborating entity "delay_debounce" for hierarchy "delay_debounce:u_delay_debounce_sa"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U_PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:U_PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:U_PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "-2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "pllm" for hierarchy "pllm:pll_u1"
Info (12128): Elaborating entity "altpll" for hierarchy "pllm:pll_u1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pllm:pll_u1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pllm:pll_u1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllm_altpll.v
    Info (12023): Found entity 1: pllm_altpll
Info (12128): Elaborating entity "pllm_altpll" for hierarchy "pllm:pll_u1|altpll:altpll_component|pllm_altpll:auto_generated"
Info (12128): Elaborating entity "in_buf" for hierarchy "in_buf:in_buf_u1"
Info (12128): Elaborating entity "two_frequency" for hierarchy "two_frequency:two_frequency_u1"
Info (12128): Elaborating entity "time_cs" for hierarchy "time_cs:time_cs_u1"
Info (12128): Elaborating entity "counter_32bit" for hierarchy "time_cs:time_cs_u1|counter_32bit:time_out_count"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ij.tdf
    Info (12023): Found entity 1: cntr_0ij
Info (12128): Elaborating entity "cntr_0ij" for hierarchy "time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated"
Info (12128): Elaborating entity "buf_or" for hierarchy "buf_or:buf_or_u1"
Info (12128): Elaborating entity "cnt_module" for hierarchy "cnt_module:cnt_module_u1"
Info (12128): Elaborating entity "cntt" for hierarchy "cnt_module:cnt_module_u1|cntt:cntt_u1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ui.tdf
    Info (12023): Found entity 1: cntr_6ui
Info (12128): Elaborating entity "cntr_6ui" for hierarchy "cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated"
Info (12128): Elaborating entity "key_con" for hierarchy "key_con:u_key_con"
Warning (10036): Verilog HDL or VHDL warning at key_con.v(16): object "fre_start" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at key_con.v(61): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_con.v(144): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "key_delay" for hierarchy "key_con:u_key_con|key_delay:u_key1_delay"
Info (12128): Elaborating entity "spi" for hierarchy "spi:u_spi"
Info (12128): Elaborating entity "spi_cmd_data" for hierarchy "spi:u_spi|spi_cmd_data:u_spi_cmd_data"
Info (12128): Elaborating entity "spi_core_log" for hierarchy "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd"
Info (12128): Elaborating entity "spi_core_log" for hierarchy "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data"
Info (12128): Elaborating entity "spi_reg_buf" for hierarchy "spi:u_spi|spi_reg_buf:u_spi_reg_buf"
Info (12128): Elaborating entity "add_32bit" for hierarchy "add_32bit:u_add_32bit"
Info (12128): Elaborating entity "ROM_Sin" for hierarchy "ROM_Sin:u_ROM_Sin"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Sin_Wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ln91.tdf
    Info (12023): Found entity 1: altsyncram_ln91
Info (12128): Elaborating entity "altsyncram_ln91" for hierarchy "ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated"
Info (12128): Elaborating entity "sel_wave" for hierarchy "sel_wave:u_sel_wave"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf
    Info (12023): Found entity 1: altsyncram_st14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[31]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[31]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[31]~1"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[30]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[30]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[30]~5"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[29]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[29]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[29]~9"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[28]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[28]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[28]~13"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[27]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[27]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[27]~17"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[26]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[26]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[26]~21"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[25]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[25]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[25]~25"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[24]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[24]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[24]~29"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[23]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[23]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[23]~33"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[22]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[22]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[22]~37"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[21]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[21]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[21]~41"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[20]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[20]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[20]~45"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[19]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[19]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[19]~49"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[18]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[18]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[18]~53"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[17]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[17]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[17]~57"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[16]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[16]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[16]~61"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[15]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[15]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[15]~65"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[14]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[14]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[14]~69"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[13]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[13]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[13]~73"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[12]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[12]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[12]~77"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[11]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[11]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[11]~81"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[10]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[10]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[10]~85"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[9]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[9]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[9]~89"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[8]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[8]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[8]~93"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[7]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[7]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[7]~97"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[6]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[6]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[6]~101"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[5]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[5]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[5]~105"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[4]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[4]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[4]~109"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[3]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[3]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[3]~113"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[2]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[2]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[2]~117"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[1]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[1]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[1]~121"
    Warning (13310): Register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[0]" is converted into an equivalent circuit using register "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[0]~_emulated" and latch "spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[0]~125"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register key_con:u_key_con|fre[15] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[10] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[8] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[7] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[6] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[5] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[4] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[3] will power up to Low
    Critical Warning (18010): Register key_con:u_key_con|fre[2] will power up to Low
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY3"
Info (21057): Implemented 2224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2160 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4698 megabytes
    Info: Processing ended: Sat Jul 15 11:07:12 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg.


