// Seed: 1339263948
module module_0;
  assign id_1 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  logic id_5
);
  initial begin : LABEL_0
    id_0 <= 1;
  end
  wire id_7;
  wire id_8;
  tri0 id_9, id_10;
  always force id_10 = id_5;
  assign id_0 = 1;
  always assign id_9 = 1;
  assign id_0 = id_9 ^ id_4;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
endmodule
