--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.572 ns
From           : DFS0
To             : receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe
From Clock     : --
To Clock       : CLKA
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.629 ns
From           : PLL:PLL_inst|oddClockDivider:refClockDivider|clk_o
To             : FPGA_PLL
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.628 ns
From           : C17
To             : CMCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.397 ns
From           : CC
To             : command_control:command_control_inst|CCdata[40]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: 'CLKA'
Slack          : 0.145 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 127.42 MHz ( period = 7.848 ns )
From           : spectrum_FIFO:spectrum_FIFO_inst|dcfifo:dcfifo_component|dcfifo_poj1:auto_generated|a_graycounter_qjc:wrptr_gp|counter_ffa[2]
To             : wrreq
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Setup: 'BCLK'
Slack          : 6.600 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_I|out_data[10]
To             : I2SEncode:I2S|data[10]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Setup: 'OSC_10MHZ'
Slack          : 96.965 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : Restricted to 250.00 MHz ( period = 4.000 ns )
From           : PLL:PLL_inst|oddClockDivider:refClockDivider|count[0]
To             : PLL:PLL_inst|oddClockDivider:refClockDivider|count[5]
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Clock Setup: 'C8'
Slack          : 278.481 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : 21.26 MHz ( period = 47.039 ns )
From           : command_control:command_control_inst|frequency_HZ[19]~_Duplicate_2
To             : alex:alex_inst|SPI:Alex_SPI_Tx|SPI_data
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'BCLK'
Slack          : 0.294 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_I|out_data[14]
To             : I2SEncode:I2S|data[14]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.646 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : N/A
From           : command_control:command_control_inst|CCdata[2]
To             : command_control:command_control_inst|CCdata[2]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'CLKA'
Slack          : 0.646 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : PLL:PLL_inst|osc_80khz
To             : PLL:PLL_inst|osc_80khz
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Hold: 'OSC_10MHZ'
Slack          : 1.015 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : PLL:PLL_inst|oddClockDivider:refClockDivider|count[0]
To             : PLL:PLL_inst|oddClockDivider:refClockDivider|clk_o
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

