// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Wed Nov 17 23:54:01 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/codechecker.v"
// file 3 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v"
// file 4 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/easyserialout.v"
// file 5 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/serialout.v"
// file 6 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v"
// file 7 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module MainModule
//

module MainModule (output SIREN_OUT, input SENSOR1_IN, input SENSOR2_IN, 
            output STATUS_OUT, output STATUS_SEND, input [1:0]KB_IN, input KB_RECV, 
            output SERCLK_OUT, output [1:0]Sreg, output [1:0]KEY_STATUS, 
            output [1:0]DEBUG_KEY);   /* synthesis lineinfo="@3(1[8],1[18])"*/
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire GND_net, VCC_net, SIREN_OUT_c, SENSOR1_IN_c, SENSOR2_IN_c, 
        STATUS_OUT_c, STATUS_SEND_c, KB_IN_c_1, KB_IN_c_0, Sreg_c_1, 
        Sreg_c_0, KEY_STATUS_c_1, KEY_STATUS_c_0, DEBUG_KEY_c_1, DEBUG_KEY_c_0, 
        TIME_OUT, TIMER_EN;
    wire [1:0]Snext;   /* synthesis lineinfo="@3(78[14],78[19])"*/
    
    wire TIMER_EN_N_11;
    wire [1:0]Snext_1__N_2;
    
    wire n62, TIMER_EN_N_13, n3, n1509, n6, n287, n7, n1194;
    
    VHI i2 (.Z(VCC_net));
    keyChecker Keyboard (DEBUG_KEY_c_1, KEY_STATUS_c_0, KB_RECV_c, GND_net, 
            KB_IN_c_1, DEBUG_KEY_c_0, KB_IN_c_0, KEY_STATUS_c_1, VCC_net);   /* synthesis lineinfo="@3(64[16],72[6])"*/
    (* lse_init_val=0 *) FD1P3XZ Sreg_i1 (.D(Snext[0]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_0));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam Sreg_i1.REGSET = "RESET";
    defparam Sreg_i1.SRMODE = "CE_OVER_LSR";
    OB STATUS_OUT_pad (.I(STATUS_OUT_c), .O(STATUS_OUT));   /* synthesis lineinfo="@3(6[17],6[27])"*/
    (* lut_function="(A (B))" *) LUT4 i372_2_lut (.A(Sreg_c_0), .B(Sreg_c_1), 
            .Z(SIREN_OUT_c));
    defparam i372_2_lut.INIT = "0x8888";
    OB SIREN_OUT_pad (.I(SIREN_OUT_c), .O(SIREN_OUT));   /* synthesis lineinfo="@3(3[17],3[26])"*/
    (* lse_init_val=0 *) FD1P3XZ Sreg_i2 (.D(Snext[1]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_1));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam Sreg_i2.REGSET = "RESET";
    defparam Sreg_i2.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A (C+!(D))+!A !(B (C))))" *) LUT4 Mux_39_i3_4_lut_4_lut (.A(Sreg_c_0), 
            .B(TIME_OUT), .C(Sreg_c_1), .D(n62), .Z(n287));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam Mux_39_i3_4_lut_4_lut.INIT = "0x4a40";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C))))" *) LUT4 Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut (.A(Sreg_c_0), 
            .B(TIME_OUT), .C(Sreg_c_1), .D(n1509), .Z(Snext_1__N_2[0]));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut.INIT = "0x4f45";
    OB STATUS_SEND_pad (.I(STATUS_SEND_c), .O(STATUS_SEND));   /* synthesis lineinfo="@3(7[17],7[28])"*/
    OB SERCLK_OUT_pad (.I(SERCLK_OUT_c), .O(SERCLK_OUT));   /* synthesis lineinfo="@3(11[17],11[27])"*/
    OB \Sreg_pad[1]  (.I(Sreg_c_1), .O(Sreg[1]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \Sreg_pad[0]  (.I(Sreg_c_0), .O(Sreg[0]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \KEY_STATUS_pad[1]  (.I(KEY_STATUS_c_1), .O(KEY_STATUS[1]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \KEY_STATUS_pad[0]  (.I(KEY_STATUS_c_0), .O(KEY_STATUS[0]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \DEBUG_KEY_pad[1]  (.I(DEBUG_KEY_c_1), .O(DEBUG_KEY[1]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    OB \DEBUG_KEY_pad[0]  (.I(DEBUG_KEY_c_0), .O(DEBUG_KEY[0]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    IB SENSOR1_IN_pad (.I(SENSOR1_IN), .O(SENSOR1_IN_c));   /* synthesis lineinfo="@3(4[11],4[21])"*/
    IB SENSOR2_IN_pad (.I(SENSOR2_IN), .O(SENSOR2_IN_c));   /* synthesis lineinfo="@3(4[23],4[33])"*/
    IB \KB_IN_pad[1]  (.I(KB_IN[1]), .O(KB_IN_c_1));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB \KB_IN_pad[0]  (.I(KB_IN[0]), .O(KB_IN_c_0));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB KB_RECV_pad (.I(KB_RECV), .O(KB_RECV_c));   /* synthesis lineinfo="@3(9[16],9[23])"*/
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i2_2_lut_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(n6));   /* synthesis lineinfo="@3(113[4],123[7])"*/
    defparam i2_2_lut_2_lut.INIT = "0x9999";
    (* lut_function="(A (B+(C))+!A !(B+!(C)))" *) LUT4 i1154_3_lut_3_lut (.A(SENSOR1_IN_c), 
            .B(KEY_STATUS_c_0), .C(KEY_STATUS_c_1), .Z(n1509));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam i1154_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A (B (C+(D)))+!A (B))" *) LUT4 i37_4_lut_4_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .C(SENSOR1_IN_c), .D(SENSOR2_IN_c), .Z(n62));   /* synthesis lineinfo="@3(101[18],108[16])"*/
    defparam i37_4_lut_4_lut.INIT = "0xccc4";
    (* syn_instantiated=1 *) LSOSC_CORE OSCInst1 (.CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKLF(SERCLK_OUT_c));
    defparam OSCInst1.FABRIC_TRIME = "DISABLE";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut (.A(TIME_OUT), 
            .B(TIMER_EN_N_11), .C(n1194), .D(n7), .Z(Snext[1]));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_4_lut.INIT = "0xeca0";
    (* lut_function="(A+!((C+!(D))+!B))" *) LUT4 i1_4_lut_adj_45 (.A(Snext[1]), 
            .B(Sreg_c_0), .C(Sreg_c_1), .D(n62), .Z(n7));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_4_lut_adj_45.INIT = "0xaeaa";
    (* lut_function="(A+(B))" *) LUT4 KEY_STATUS_1__I_0_2_i3_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(TIMER_EN_N_11));   /* synthesis lineinfo="@3(92[8],92[28])"*/
    defparam KEY_STATUS_1__I_0_2_i3_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Sreg_c_1), .B(Sreg_c_0), 
            .Z(n1194));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))" *) LUT4 KEY_STATUS_1__I_0_3_i3_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(n3));   /* synthesis lineinfo="@3(101[22],101[45])"*/
    defparam KEY_STATUS_1__I_0_3_i3_2_lut.INIT = "0xbbbb";
    easySerialOut STATE_OUT (SERCLK_OUT_c, STATUS_SEND_c, GND_net, VCC_net, 
            Sreg_c_0, Sreg_c_1, STATUS_OUT_c, SENSOR2_IN_c, SENSOR1_IN_c);   /* synthesis lineinfo="@3(48[19],55[6])"*/
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))" *) LUT4 i280_4_lut (.A(Snext[0]), 
            .B(Snext_1__N_2[0]), .C(TIMER_EN_N_11), .D(n287), .Z(Snext[0]));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i280_4_lut.INIT = "0xccac";
    timer mainTimer (TIME_OUT, SERCLK_OUT_c, GND_net, TIMER_EN, VCC_net);   /* synthesis lineinfo="@3(35[11],41[6])"*/
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i282_4_lut (.A(TIMER_EN), 
            .B(TIMER_EN_N_11), .C(TIMER_EN_N_13), .D(TIME_OUT), .Z(TIMER_EN));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i282_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B)+!A (B (C+!(D))))" *) LUT4 i1_4_lut_adj_46 (.A(TIME_OUT), 
            .B(n1194), .C(n6), .D(n3), .Z(TIMER_EN_N_13));
    defparam i1_4_lut_adj_46.INIT = "0xc8cc";
    
endmodule

//
// Verilog Description of module keyChecker
//

module keyChecker (output DEBUG_KEY_c_1, output KEY_STATUS_c_0, input KB_RECV_c, 
            input GND_net, input KB_IN_c_1, output DEBUG_KEY_c_0, input KB_IN_c_0, 
            output KEY_STATUS_c_1, input VCC_net);
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    
    wire \counter[2] , n35;
    wire [1:0]valid_1__N_272;
    
    wire n827, n2326, \counter[29] , \counter[30] , n829;
    wire [31:0]n133;
    
    wire n807, n2296, \counter[9] , \counter[10] , n809, n805, n2293, 
        \counter[7] , \counter[8] , n825, n2323, \counter[27] , \counter[28] ;
    wire [1:0]actualKey_0__1__N_238;
    wire [1:0]\actualKey[3] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    wire [1:0]actualKey_0__1__N_232;
    wire [1:0]\actualKey[0] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    
    wire n803, n2290, \counter[5] , \counter[6] , n5, n823, n2320, 
        \counter[25] , \counter[26] , n801, n2287, \counter[3] , \counter[4] , 
        n351, \counter[20] , \counter[12] , \counter[18] , n54, \counter[14] , 
        \counter[11] , n52, \counter[21] , \counter[31] , \counter[22] , 
        n53, \counter[23] , n51, \counter[24] , n48, \counter[16] , 
        n50, \counter[19] , \counter[15] , n49, n60, \counter[17] , 
        \counter[13] , n55;
    wire [1:0]actualKey_0__1__N_234;
    wire [1:0]\actualKey[1] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    wire [1:0]actualKey_0__1__N_236;
    wire [1:0]\actualKey[2] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    
    wire n821, n2317, n5_adj_274, n1992, n799, n2284, n2248, n819, 
        n2314, n817, n2311, n815, n2308, n813, n2305, n811, 
        n2302, n2299, n2329, n7, n1359, VCC_net_c, GND_net_c;
    
    (* lut_function="(A+!(B))" *) LUT4 i3_2_lut (.A(\counter[2] ), .B(DEBUG_KEY_c_1), 
            .Z(n35));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i3_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i1  (.D(actualKey_0__1__N_238[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[3] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i1 .REGSET = "RESET";
    defparam \actualKey[3]__i1 .SRMODE = "CE_OVER_LSR";
    FA2 counter_121_add_4_31 (.A0(GND_net), .B0(GND_net), .C0(\counter[29] ), 
        .D0(n827), .CI0(n827), .A1(GND_net), .B1(GND_net), .C1(\counter[30] ), 
        .D1(n2326), .CI1(n2326), .CO0(n2326), .CO1(n829), .S0(n133[29]), 
        .S1(n133[30]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_31.INIT0 = "0xc33c";
    defparam counter_121_add_4_31.INIT1 = "0xc33c";
    FA2 counter_121_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\counter[9] ), 
        .D0(n807), .CI0(n807), .A1(GND_net), .B1(GND_net), .C1(\counter[10] ), 
        .D1(n2296), .CI1(n2296), .CO0(n2296), .CO1(n809), .S0(n133[9]), 
        .S1(n133[10]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_11.INIT0 = "0xc33c";
    defparam counter_121_add_4_11.INIT1 = "0xc33c";
    FA2 counter_121_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\counter[7] ), 
        .D0(n805), .CI0(n805), .A1(GND_net), .B1(GND_net), .C1(\counter[8] ), 
        .D1(n2293), .CI1(n2293), .CO0(n2293), .CO1(n807), .S0(n133[7]), 
        .S1(n133[8]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_9.INIT0 = "0xc33c";
    defparam counter_121_add_4_9.INIT1 = "0xc33c";
    FA2 counter_121_add_4_29 (.A0(GND_net), .B0(GND_net), .C0(\counter[27] ), 
        .D0(n825), .CI0(n825), .A1(GND_net), .B1(GND_net), .C1(\counter[28] ), 
        .D1(n2323), .CI1(n2323), .CO0(n2323), .CO1(n827), .S0(n133[27]), 
        .S1(n133[28]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_29.INIT0 = "0xc33c";
    defparam counter_121_add_4_29.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i8  (.D(actualKey_0__1__N_232[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[0] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i8 .REGSET = "RESET";
    defparam \actualKey[3]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i7  (.D(actualKey_0__1__N_232[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[0] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i7 .REGSET = "RESET";
    defparam \actualKey[3]__i7 .SRMODE = "CE_OVER_LSR";
    FA2 counter_121_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\counter[5] ), 
        .D0(n803), .CI0(n803), .A1(GND_net), .B1(GND_net), .C1(\counter[6] ), 
        .D1(n2290), .CI1(n2290), .CO0(n2290), .CO1(n805), .S0(n133[5]), 
        .S1(n133[6]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_7.INIT0 = "0xc33c";
    defparam counter_121_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(KB_IN_c_1), 
            .B(\actualKey[0] [1]), .C(n5), .Z(actualKey_0__1__N_232[1]));   /* synthesis lineinfo="@2(48[5],48[14])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    FA2 counter_121_add_4_27 (.A0(GND_net), .B0(GND_net), .C0(\counter[25] ), 
        .D0(n823), .CI0(n823), .A1(GND_net), .B1(GND_net), .C1(\counter[26] ), 
        .D1(n2320), .CI1(n2320), .CO0(n2320), .CO1(n825), .S0(n133[25]), 
        .S1(n133[26]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_27.INIT0 = "0xc33c";
    defparam counter_121_add_4_27.INIT1 = "0xc33c";
    FA2 counter_121_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(\counter[3] ), 
        .D0(n801), .CI0(n801), .A1(GND_net), .B1(GND_net), .C1(\counter[4] ), 
        .D1(n2287), .CI1(n2287), .CO0(n2287), .CO1(n803), .S0(n133[3]), 
        .S1(n133[4]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_5.INIT0 = "0xc33c";
    defparam counter_121_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 i272_1_lut (.A(valid_1__N_272[0]), .Z(n351));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i272_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(\counter[20] ), 
            .B(\counter[12] ), .C(\counter[29] ), .D(\counter[18] ), .Z(n54));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(\counter[30] ), 
            .B(\counter[6] ), .C(\counter[14] ), .D(\counter[11] ), .Z(n52));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(\counter[21] ), 
            .B(\counter[31] ), .C(\counter[4] ), .D(\counter[22] ), .Z(n53));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(n35), .B(\counter[8] ), 
            .C(\counter[23] ), .D(\counter[25] ), .Z(n51));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(\counter[5] ), 
            .B(\counter[3] ), .C(\counter[24] ), .D(\counter[9] ), .Z(n48));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i19_4_lut (.A(\counter[27] ), 
            .B(DEBUG_KEY_c_0), .C(\counter[7] ), .D(\counter[16] ), .Z(n50));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i19_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(\counter[19] ), 
            .B(\counter[15] ), .C(\counter[10] ), .D(\counter[26] ), .Z(n49));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n51), .B(n53), 
            .C(n52), .D(n54), .Z(n60));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i29_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(\counter[17] ), 
            .B(n48), .C(\counter[13] ), .D(\counter[28] ), .Z(n55));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i30_4_lut (.A(n55), .B(n60), 
            .C(n49), .D(n50), .Z(valid_1__N_272[0]));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i30_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i6  (.D(actualKey_0__1__N_234[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[1] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i6 .REGSET = "RESET";
    defparam \actualKey[3]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i5  (.D(actualKey_0__1__N_234[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[1] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i5 .REGSET = "RESET";
    defparam \actualKey[3]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i4  (.D(actualKey_0__1__N_236[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[2] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i4 .REGSET = "RESET";
    defparam \actualKey[3]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i3  (.D(actualKey_0__1__N_236[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[2] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i3 .REGSET = "RESET";
    defparam \actualKey[3]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ \actualKey[3]__i2  (.D(actualKey_0__1__N_238[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[3] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i2 .REGSET = "RESET";
    defparam \actualKey[3]__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i1 (.D(n133[0]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(DEBUG_KEY_c_0));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i1.REGSET = "RESET";
    defparam counter_121__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ valid_i0_i2 (.D(n1992), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(valid_1__N_272[0]), .Q(KEY_STATUS_c_1));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam valid_i0_i2.REGSET = "SET";
    defparam valid_i0_i2.SRMODE = "CE_OVER_LSR";
    FA2 counter_121_add_4_25 (.A0(GND_net), .B0(GND_net), .C0(\counter[23] ), 
        .D0(n821), .CI0(n821), .A1(GND_net), .B1(GND_net), .C1(\counter[24] ), 
        .D1(n2317), .CI1(n2317), .CO0(n2317), .CO1(n823), .S0(n133[23]), 
        .S1(n133[24]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_25.INIT0 = "0xc33c";
    defparam counter_121_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_7_i1_3_lut (.A(KB_IN_c_0), 
            .B(\actualKey[1] [0]), .C(n5_adj_274), .Z(actualKey_0__1__N_234[0]));   /* synthesis lineinfo="@2(48[5],48[14])"*/
    defparam mux_7_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_7_i2_3_lut (.A(KB_IN_c_1), 
            .B(\actualKey[1] [1]), .C(n5_adj_274), .Z(actualKey_0__1__N_234[1]));   /* synthesis lineinfo="@2(48[5],48[14])"*/
    defparam mux_7_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(KB_IN_c_0), 
            .B(\actualKey[0] [0]), .C(n5), .Z(actualKey_0__1__N_232[0]));   /* synthesis lineinfo="@2(48[5],48[14])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_6_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n35), .C(\actualKey[2] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_236[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_6_i1_3_lut_4_lut.INIT = "0xf1e0";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i2 (.D(n133[1]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(DEBUG_KEY_c_1));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i2.REGSET = "RESET";
    defparam counter_121__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_6_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n35), .C(\actualKey[2] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_236[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_6_i2_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_71_i5_2_lut_3_lut (.A(DEBUG_KEY_c_1), 
            .B(\counter[2] ), .C(DEBUG_KEY_c_0), .Z(n5_adj_274));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam equal_71_i5_2_lut_3_lut.INIT = "0xefef";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i3 (.D(n133[2]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[2] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i3.REGSET = "RESET";
    defparam counter_121__i3.SRMODE = "CE_OVER_LSR";
    FA2 counter_121_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(DEBUG_KEY_c_1), 
        .D0(n799), .CI0(n799), .A1(GND_net), .B1(GND_net), .C1(\counter[2] ), 
        .D1(n2284), .CI1(n2284), .CO0(n2284), .CO1(n801), .S0(n133[1]), 
        .S1(n133[2]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_3.INIT0 = "0xc33c";
    defparam counter_121_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i4 (.D(n133[3]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[3] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i4.REGSET = "RESET";
    defparam counter_121__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_72_i5_2_lut_3_lut (.A(DEBUG_KEY_c_1), 
            .B(\counter[2] ), .C(DEBUG_KEY_c_0), .Z(n5));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam equal_72_i5_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_5_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n35), .C(\actualKey[3] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_238[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_5_i2_3_lut_4_lut.INIT = "0xf2d0";
    FA2 counter_121_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(DEBUG_KEY_c_0), .D1(n2248), 
        .CI1(n2248), .CO0(n2248), .CO1(n799), .S1(n133[0]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_1.INIT0 = "0xc33c";
    defparam counter_121_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_5_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n35), .C(\actualKey[3] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_238[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_5_i1_3_lut_4_lut.INIT = "0xf2d0";
    FA2 counter_121_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(\counter[21] ), 
        .D0(n819), .CI0(n819), .A1(GND_net), .B1(GND_net), .C1(\counter[22] ), 
        .D1(n2314), .CI1(n2314), .CO0(n2314), .CO1(n821), .S0(n133[21]), 
        .S1(n133[22]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_23.INIT0 = "0xc33c";
    defparam counter_121_add_4_23.INIT1 = "0xc33c";
    FA2 counter_121_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(\counter[19] ), 
        .D0(n817), .CI0(n817), .A1(GND_net), .B1(GND_net), .C1(\counter[20] ), 
        .D1(n2311), .CI1(n2311), .CO0(n2311), .CO1(n819), .S0(n133[19]), 
        .S1(n133[20]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_21.INIT0 = "0xc33c";
    defparam counter_121_add_4_21.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i5 (.D(n133[4]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[4] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i5.REGSET = "RESET";
    defparam counter_121__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i6 (.D(n133[5]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[5] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i6.REGSET = "RESET";
    defparam counter_121__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i7 (.D(n133[6]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[6] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i7.REGSET = "RESET";
    defparam counter_121__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i8 (.D(n133[7]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[7] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i8.REGSET = "RESET";
    defparam counter_121__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i9 (.D(n133[8]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[8] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i9.REGSET = "RESET";
    defparam counter_121__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i10 (.D(n133[9]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[9] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i10.REGSET = "RESET";
    defparam counter_121__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i11 (.D(n133[10]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[10] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i11.REGSET = "RESET";
    defparam counter_121__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i12 (.D(n133[11]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[11] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i12.REGSET = "RESET";
    defparam counter_121__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i13 (.D(n133[12]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[12] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i13.REGSET = "RESET";
    defparam counter_121__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i14 (.D(n133[13]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[13] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i14.REGSET = "RESET";
    defparam counter_121__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i15 (.D(n133[14]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[14] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i15.REGSET = "RESET";
    defparam counter_121__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i16 (.D(n133[15]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[15] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i16.REGSET = "RESET";
    defparam counter_121__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i17 (.D(n133[16]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[16] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i17.REGSET = "RESET";
    defparam counter_121__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i18 (.D(n133[17]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[17] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i18.REGSET = "RESET";
    defparam counter_121__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i19 (.D(n133[18]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[18] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i19.REGSET = "RESET";
    defparam counter_121__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i20 (.D(n133[19]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[19] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i20.REGSET = "RESET";
    defparam counter_121__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i21 (.D(n133[20]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[20] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i21.REGSET = "RESET";
    defparam counter_121__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i22 (.D(n133[21]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[21] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i22.REGSET = "RESET";
    defparam counter_121__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i23 (.D(n133[22]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[22] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i23.REGSET = "RESET";
    defparam counter_121__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i24 (.D(n133[23]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[23] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i24.REGSET = "RESET";
    defparam counter_121__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i25 (.D(n133[24]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[24] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i25.REGSET = "RESET";
    defparam counter_121__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i26 (.D(n133[25]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[25] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i26.REGSET = "RESET";
    defparam counter_121__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i27 (.D(n133[26]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[26] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i27.REGSET = "RESET";
    defparam counter_121__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i28 (.D(n133[27]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[27] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i28.REGSET = "RESET";
    defparam counter_121__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i29 (.D(n133[28]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[28] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i29.REGSET = "RESET";
    defparam counter_121__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i30 (.D(n133[29]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[29] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i30.REGSET = "RESET";
    defparam counter_121__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i31 (.D(n133[30]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[30] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i31.REGSET = "RESET";
    defparam counter_121__i31.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_121__i32 (.D(n133[31]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n351), .Q(\counter[31] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121__i32.REGSET = "RESET";
    defparam counter_121__i32.SRMODE = "CE_OVER_LSR";
    FA2 counter_121_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(\counter[17] ), 
        .D0(n815), .CI0(n815), .A1(GND_net), .B1(GND_net), .C1(\counter[18] ), 
        .D1(n2308), .CI1(n2308), .CO0(n2308), .CO1(n817), .S0(n133[17]), 
        .S1(n133[18]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_19.INIT0 = "0xc33c";
    defparam counter_121_add_4_19.INIT1 = "0xc33c";
    FA2 counter_121_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(\counter[15] ), 
        .D0(n813), .CI0(n813), .A1(GND_net), .B1(GND_net), .C1(\counter[16] ), 
        .D1(n2305), .CI1(n2305), .CO0(n2305), .CO1(n815), .S0(n133[15]), 
        .S1(n133[16]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_17.INIT0 = "0xc33c";
    defparam counter_121_add_4_17.INIT1 = "0xc33c";
    FA2 counter_121_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(\counter[13] ), 
        .D0(n811), .CI0(n811), .A1(GND_net), .B1(GND_net), .C1(\counter[14] ), 
        .D1(n2302), .CI1(n2302), .CO0(n2302), .CO1(n813), .S0(n133[13]), 
        .S1(n133[14]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_15.INIT0 = "0xc33c";
    defparam counter_121_add_4_15.INIT1 = "0xc33c";
    FA2 counter_121_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(\counter[11] ), 
        .D0(n809), .CI0(n809), .A1(GND_net), .B1(GND_net), .C1(\counter[12] ), 
        .D1(n2299), .CI1(n2299), .CO0(n2299), .CO1(n811), .S0(n133[11]), 
        .S1(n133[12]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_13.INIT0 = "0xc33c";
    defparam counter_121_add_4_13.INIT1 = "0xc33c";
    FA2 counter_121_add_4_33 (.A0(GND_net), .B0(GND_net), .C0(\counter[31] ), 
        .D0(n829), .CI0(n829), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2329), .CI1(n2329), .CO0(n2329), .S0(n133[31]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_121_add_4_33.INIT0 = "0xc33c";
    defparam counter_121_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))" *) LUT4 i2_2_lut_4_lut (.A(KB_IN_c_0), 
            .B(\actualKey[1] [0]), .C(n5_adj_274), .D(actualKey_0__1__N_238[1]), 
            .Z(n7));
    defparam i2_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i4_4_lut (.A(n7), .B(actualKey_0__1__N_236[1]), 
            .C(actualKey_0__1__N_238[0]), .D(n1359), .Z(n1992));
    defparam i4_4_lut.INIT = "0xfeff";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1043_4_lut (.A(actualKey_0__1__N_236[0]), 
            .B(actualKey_0__1__N_232[0]), .C(actualKey_0__1__N_234[1]), 
            .D(actualKey_0__1__N_232[1]), .Z(n1359));
    defparam i1043_4_lut.INIT = "0x8000";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ valid_i0_i1 (.D(valid_1__N_272[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(KEY_STATUS_c_0));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam valid_i0_i1.REGSET = "RESET";
    defparam valid_i0_i1.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module easySerialOut
//

module easySerialOut (input SERCLK_OUT_c, output STATUS_SEND_c, input GND_net, 
            input VCC_net, input Sreg_c_0, input Sreg_c_1, output STATUS_OUT_c, 
            input SENSOR2_IN_c, input SENSOR1_IN_c);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire init;
    wire [31:0]counter;   /* synthesis lineinfo="@5(9[13],9[20])"*/
    wire [31:0]counter_31__N_120;
    
    wire n514, waiting, state_send_N_66;
    wire [3:0]cont;   /* synthesis lineinfo="@4(15[12],15[16])"*/
    
    wire n3, n32, n31, n35, n34, n38, n17, n18, n4, n33, 
        n63;
    wire [3:0]n21;
    
    wire n729, n355, VCC_net_c, GND_net_c;
    
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(init), .B(counter[0]), 
            .Z(counter_31__N_120[0]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut.INIT = "0x4444";
    FD1P3XZ cont_119__i0 (.D(n21[0]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_66), .Q(cont[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_119__i0.REGSET = "RESET";
    defparam cont_119__i0.SRMODE = "ASYNC";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i3_4_lut (.A(cont[1]), .B(cont[3]), 
            .C(cont[2]), .D(cont[0]), .Z(n3));
    defparam i3_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A))" *) LUT4 state_send_I_0_1_lut (.A(STATUS_SEND_c), 
            .Z(state_send_N_66));   /* synthesis lineinfo="@4(27[7],27[18])"*/
    defparam state_send_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_41 (.A(waiting), .B(n3), 
            .Z(n514));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_41.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(counter[19]), 
            .B(counter[5]), .C(counter[21]), .D(counter[18]), .Z(n32));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(counter[22]), 
            .B(counter[4]), .C(counter[25]), .D(counter[29]), .Z(n31));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(counter[17]), 
            .B(counter[31]), .C(counter[20]), .D(counter[26]), .Z(n35));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(counter[27]), 
            .B(counter[7]), .C(counter[30]), .D(counter[28]), .Z(n34));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i18_3_lut (.A(n35), .B(n31), .C(n32), 
            .Z(n38));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i18_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(counter[1]), .B(n17), 
            .C(counter[3]), .D(n18), .Z(n4));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(counter[24]), 
            .B(counter[6]), .C(counter[16]), .D(counter[23]), .Z(n33));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut (.A(n33), .B(n4), 
            .C(n38), .D(n34), .Z(n63));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i2_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i628_2_lut (.A(waiting), 
            .B(cont[0]), .Z(n21[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i628_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=48, LSE_RLINE=55 *) FD1P3XZ init_c (.D(n355), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(init));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam init_c.REGSET = "RESET";
    defparam init_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i639_2_lut_3_lut (.A(waiting), .B(cont[0]), 
            .C(cont[1]), .Z(n729));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i639_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i636_2_lut_3_lut (.A(waiting), 
            .B(cont[0]), .C(cont[1]), .Z(n21[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i636_2_lut_3_lut.INIT = "0x7878";
    FD1P3XZ cont_119__i1 (.D(n21[1]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_66), .Q(cont[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_119__i1.REGSET = "RESET";
    defparam cont_119__i1.SRMODE = "ASYNC";
    FD1P3XZ cont_119__i2 (.D(n21[2]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_66), .Q(cont[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_119__i2.REGSET = "RESET";
    defparam cont_119__i2.SRMODE = "ASYNC";
    FD1P3XZ cont_119__i3 (.D(n21[3]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_66), .Q(cont[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_119__i3.REGSET = "RESET";
    defparam cont_119__i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_42 (.A(init), .B(counter[2]), 
            .Z(counter_31__N_120[2]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_42.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i643_2_lut_4_lut (.A(cont[2]), 
            .B(waiting), .C(cont[0]), .D(cont[1]), .Z(n21[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i643_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_43 (.A(init), .B(counter[1]), 
            .Z(counter_31__N_120[1]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_43.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_44 (.A(init), .B(counter[3]), 
            .Z(counter_31__N_120[3]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_44.INIT = "0x4444";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i650_3_lut (.A(cont[3]), 
            .B(cont[2]), .C(n729), .Z(n21[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i650_3_lut.INIT = "0x6a6a";
    serialOut serial (Open_0, counter[30], counter[29], counter[28], 
            Open_1, Open_2, Open_3, Open_4, counter[23], Open_5, 
            Open_6, Open_7, Open_8, Open_9, Open_10, Open_11, Open_12, 
            Open_13, Open_14, Open_15, Open_16, Open_17, Open_18, 
            Open_19, Open_20, Open_21, Open_22, Open_23, Open_24, 
            Open_25, Open_26, counter[0], init, n63, GND_net, VCC_net, 
            SERCLK_OUT_c, STATUS_SEND_c, counter_31__N_120[3], n18, 
            counter[2], n17, counter_31__N_120[1], counter_31__N_120[2], 
            Sreg_c_0, Sreg_c_1, counter[26], counter[25], counter[31], 
            counter_31__N_120[0], counter[20], counter[19], counter[27], 
            counter[24], counter[22], counter[21], counter[18], counter[17], 
            counter[16], counter[7], counter[6], counter[5], counter[4], 
            counter[3], counter[1], STATUS_OUT_c, n3, waiting, n355, 
            SENSOR2_IN_c, SENSOR1_IN_c);   /* synthesis lineinfo="@4(18[12],24[6])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=48, LSE_RLINE=55 *) FD1P3XZ waiting_c (.D(n514), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(state_send_N_66), .Q(waiting));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam waiting_c.REGSET = "SET";
    defparam waiting_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module serialOut
//

module serialOut (output \counter[31]_2 , output \counter[30] , output \counter[29] , 
            output \counter[28] , output \counter[27]_2 , output \counter[26]_2 , 
            output \counter[25]_2 , output \counter[24]_2 , output \counter[23] , 
            output \counter[22]_2 , output \counter[21]_2 , output \counter[20]_2 , 
            output \counter[19]_2 , output \counter[18]_2 , output \counter[17]_2 , 
            output \counter[16]_2 , output \counter[15] , output \counter[14] , 
            output \counter[13] , output \counter[12] , output \counter[11] , 
            output \counter[10] , output \counter[9] , output \counter[8] , 
            output \counter[7]_2 , output \counter[6]_2 , output \counter[5]_2 , 
            output \counter[4]_2 , output \counter[3]_2 , output \counter[2]_2 , 
            output \counter[1]_2 , output \counter[0] , input init, input n63, 
            input GND_net, input VCC_net, input SERCLK_OUT_c, output STATUS_SEND_c, 
            input \counter_31__N_120[3] , output n18, output \counter[2] , 
            output n17, input \counter_31__N_120[1] , input \counter_31__N_120[2] , 
            input Sreg_c_0, input Sreg_c_1, output \counter[26] , output \counter[25] , 
            output \counter[31] , input \counter_31__N_120[0] , output \counter[20] , 
            output \counter[19] , output \counter[27] , output \counter[24] , 
            output \counter[22] , output \counter[21] , output \counter[18] , 
            output \counter[17] , output \counter[16] , output \counter[7] , 
            output \counter[6] , output \counter[5] , output \counter[4] , 
            output \counter[3] , output \counter[1] , output STATUS_OUT_c, 
            input n3, input waiting, output n355, input SENSOR2_IN_c, 
            input SENSOR1_IN_c);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    wire [31:0]counter_31__N_120;
    
    wire n341, n790, n2236, n792;
    wire [31:0]counter_31__N_152;
    wire [3:0]aux_3__N_115;
    wire [3:0]aux;   /* synthesis lineinfo="@5(10[11],10[14])"*/
    
    wire counter_31__N_184;
    wire [31:0]counter_31__N_83;
    
    wire n788, n2233;
    wire [31:0]counter;   /* synthesis lineinfo="@5(9[13],9[20])"*/
    
    wire n16, n768, n2203, n770, n766, n2200;
    wire [31:0]counter_31__N_182;
    
    wire n786, n2230, n2194, n784, n2227, n782, n2224, status_out_N_189, 
        n780, n2221, n778, n2218, n776, n2215, n774, n2212, 
        n772, n2209, n2206, n796, n2245, n794, n2242, n2239, 
        n1844, VCC_net_c, GND_net_c;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i402_2_lut (.A(\counter[28] ), .B(init), 
            .Z(counter_31__N_120[28]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i402_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i407_2_lut (.A(\counter[23] ), .B(init), 
            .Z(counter_31__N_120[23]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i407_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i401_2_lut (.A(\counter[29] ), .B(init), 
            .Z(counter_31__N_120[29]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i401_2_lut.INIT = "0x2222";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(n63), .B(init), .Z(n341));
    defparam i1_2_lut.INIT = "0xdddd";
    FA2 sub_11_add_2_add_5_27 (.A0(GND_net), .B0(counter_31__N_120[25]), 
        .C0(VCC_net), .D0(n790), .CI0(n790), .A1(GND_net), .B1(counter_31__N_120[26]), 
        .C1(VCC_net), .D1(n2236), .CI1(n2236), .CO0(n2236), .CO1(n792), 
        .S0(counter_31__N_152[25]), .S1(counter_31__N_152[26]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_27.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i0 (.D(counter_31__N_83[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[0] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i0.REGSET = "RESET";
    defparam counter_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i1291_2_lut (.A(init), .B(n63), 
            .Z(counter_31__N_184));   /* synthesis lineinfo="@5(27[17],27[24])"*/
    defparam i1291_2_lut.INIT = "0x1111";
    (* lut_function="(!((B)+!A))" *) LUT4 i400_2_lut (.A(\counter[30] ), .B(init), 
            .Z(counter_31__N_120[30]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i400_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ status_send (.D(init), 
            .SP(n341), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(STATUS_SEND_c));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam status_send.REGSET = "RESET";
    defparam status_send.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i31 (.D(counter_31__N_83[31]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[31] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i31.REGSET = "RESET";
    defparam counter_i31.SRMODE = "CE_OVER_LSR";
    FA2 sub_11_add_2_add_5_25 (.A0(GND_net), .B0(counter_31__N_120[23]), 
        .C0(VCC_net), .D0(n788), .CI0(n788), .A1(GND_net), .B1(counter_31__N_120[24]), 
        .C1(VCC_net), .D1(n2233), .CI1(n2233), .CO0(n2233), .CO1(n790), 
        .S0(counter_31__N_152[23]), .S1(counter_31__N_152[24]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(counter[12]), .B(counter[9]), 
            .C(\counter[0] ), .D(counter[10]), .Z(n16));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    FA2 sub_11_add_2_add_5_5 (.A0(GND_net), .B0(\counter_31__N_120[3] ), 
        .C0(VCC_net), .D0(n768), .CI0(n768), .A1(GND_net), .B1(counter_31__N_120[4]), 
        .C1(VCC_net), .D1(n2203), .CI1(n2203), .CO0(n2203), .CO1(n770), 
        .S0(counter_31__N_152[3]), .S1(counter_31__N_152[4]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8_3_lut (.A(counter[13]), .B(n16), 
            .C(counter[15]), .Z(n18));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i8_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(\counter[2] ), 
            .B(counter[8]), .C(counter[14]), .D(counter[11]), .Z(n17));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    FA2 sub_11_add_2_add_5_3 (.A0(GND_net), .B0(\counter_31__N_120[1] ), 
        .C0(VCC_net), .D0(n766), .CI0(n766), .A1(GND_net), .B1(\counter_31__N_120[2] ), 
        .C1(VCC_net), .D1(n2200), .CI1(n2200), .CO0(n2200), .CO1(n768), 
        .S0(counter_31__N_182[1]), .S1(counter_31__N_152[2]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 aux_3__I_0_i1_4_lut (.A(Sreg_c_0), 
            .B(aux[0]), .C(n63), .D(Sreg_c_1), .Z(aux_3__N_115[0]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i1_4_lut.INIT = "0xcfca";
    (* lut_function="(!((B)+!A))" *) LUT4 i404_2_lut (.A(\counter[26] ), .B(init), 
            .Z(counter_31__N_120[26]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i404_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i405_2_lut (.A(\counter[25] ), .B(init), 
            .Z(counter_31__N_120[25]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i405_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i399_2_lut (.A(\counter[31] ), .B(init), 
            .Z(counter_31__N_120[31]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i399_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_23 (.A0(GND_net), .B0(counter_31__N_120[21]), 
        .C0(VCC_net), .D0(n786), .CI0(n786), .A1(GND_net), .B1(counter_31__N_120[22]), 
        .C1(VCC_net), .D1(n2230), .CI1(n2230), .CO0(n2230), .CO1(n788), 
        .S0(counter_31__N_152[21]), .S1(counter_31__N_152[22]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_23.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(\counter_31__N_120[0] ), .C1(VCC_net), .D1(n2194), 
        .CI1(n2194), .CO0(n2194), .CO1(n766), .S1(counter_31__N_182[0]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i410_2_lut (.A(\counter[20] ), .B(init), 
            .Z(counter_31__N_120[20]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i410_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i411_2_lut (.A(\counter[19] ), .B(init), 
            .Z(counter_31__N_120[19]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i411_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_21 (.A0(GND_net), .B0(counter_31__N_120[19]), 
        .C0(VCC_net), .D0(n784), .CI0(n784), .A1(GND_net), .B1(counter_31__N_120[20]), 
        .C1(VCC_net), .D1(n2227), .CI1(n2227), .CO0(n2227), .CO1(n786), 
        .S0(counter_31__N_152[19]), .S1(counter_31__N_152[20]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_21.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i30 (.D(counter_31__N_83[30]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[30] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i30.REGSET = "RESET";
    defparam counter_i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i29 (.D(counter_31__N_83[29]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[29] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i29.REGSET = "RESET";
    defparam counter_i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i28 (.D(counter_31__N_83[28]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[28] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i28.REGSET = "RESET";
    defparam counter_i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i27 (.D(counter_31__N_83[27]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[27] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i27.REGSET = "RESET";
    defparam counter_i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i26 (.D(counter_31__N_83[26]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[26] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i26.REGSET = "RESET";
    defparam counter_i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i25 (.D(counter_31__N_83[25]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[25] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i25.REGSET = "RESET";
    defparam counter_i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i24 (.D(counter_31__N_83[24]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[24] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i24.REGSET = "RESET";
    defparam counter_i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i23 (.D(counter_31__N_83[23]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[23] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i23.REGSET = "RESET";
    defparam counter_i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i22 (.D(counter_31__N_83[22]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[22] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i22.REGSET = "RESET";
    defparam counter_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i21 (.D(counter_31__N_83[21]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[21] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i21.REGSET = "RESET";
    defparam counter_i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i20 (.D(counter_31__N_83[20]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[20] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i20.REGSET = "RESET";
    defparam counter_i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i19 (.D(counter_31__N_83[19]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[19] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i19.REGSET = "RESET";
    defparam counter_i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i18 (.D(counter_31__N_83[18]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[18] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i18.REGSET = "RESET";
    defparam counter_i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i17 (.D(counter_31__N_83[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[17] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i17.REGSET = "RESET";
    defparam counter_i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i16 (.D(counter_31__N_83[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[16] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i16.REGSET = "RESET";
    defparam counter_i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i15 (.D(counter_31__N_83[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[15]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i15.REGSET = "RESET";
    defparam counter_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i14 (.D(counter_31__N_83[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[14]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i14.REGSET = "RESET";
    defparam counter_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i13 (.D(counter_31__N_83[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[13]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i13.REGSET = "RESET";
    defparam counter_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i12 (.D(counter_31__N_83[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[12]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i12.REGSET = "RESET";
    defparam counter_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i11 (.D(counter_31__N_83[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[11]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i11.REGSET = "RESET";
    defparam counter_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i10 (.D(counter_31__N_83[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[10]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i10.REGSET = "RESET";
    defparam counter_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i9 (.D(counter_31__N_83[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[9]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i9.REGSET = "RESET";
    defparam counter_i9.SRMODE = "CE_OVER_LSR";
    FA2 sub_11_add_2_add_5_19 (.A0(GND_net), .B0(counter_31__N_120[17]), 
        .C0(VCC_net), .D0(n782), .CI0(n782), .A1(GND_net), .B1(counter_31__N_120[18]), 
        .C1(VCC_net), .D1(n2224), .CI1(n2224), .CO0(n2224), .CO1(n784), 
        .S0(counter_31__N_152[17]), .S1(counter_31__N_152[18]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i8 (.D(counter_31__N_83[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[8]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i8.REGSET = "RESET";
    defparam counter_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i7 (.D(counter_31__N_83[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[7] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i7.REGSET = "RESET";
    defparam counter_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i6 (.D(counter_31__N_83[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[6] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i6.REGSET = "RESET";
    defparam counter_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i5 (.D(counter_31__N_83[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[5] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i5.REGSET = "RESET";
    defparam counter_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i4 (.D(counter_31__N_83[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[4] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i4.REGSET = "RESET";
    defparam counter_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i3 (.D(counter_31__N_83[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[3] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i3.REGSET = "RESET";
    defparam counter_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i2 (.D(counter_31__N_83[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[2] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i2.REGSET = "RESET";
    defparam counter_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i1 (.D(counter_31__N_83[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[1] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i1.REGSET = "RESET";
    defparam counter_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i3 (.D(aux_3__N_115[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[3]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i3.REGSET = "RESET";
    defparam aux_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i2 (.D(aux_3__N_115[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[2]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i2.REGSET = "RESET";
    defparam aux_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i1 (.D(aux_3__N_115[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[1]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i1.REGSET = "RESET";
    defparam aux_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ status_out (.D(status_out_N_189), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(counter_31__N_184), .Q(STATUS_OUT_c));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam status_out.REGSET = "RESET";
    defparam status_out.SRMODE = "CE_OVER_LSR";
    FA2 sub_11_add_2_add_5_17 (.A0(GND_net), .B0(counter_31__N_120[15]), 
        .C0(VCC_net), .D0(n780), .CI0(n780), .A1(GND_net), .B1(counter_31__N_120[16]), 
        .C1(VCC_net), .D1(n2221), .CI1(n2221), .CO0(n2221), .CO1(n782), 
        .S0(counter_31__N_152[15]), .S1(counter_31__N_152[16]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_17.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_15 (.A0(GND_net), .B0(counter_31__N_120[13]), 
        .C0(VCC_net), .D0(n778), .CI0(n778), .A1(GND_net), .B1(counter_31__N_120[14]), 
        .C1(VCC_net), .D1(n2218), .CI1(n2218), .CO0(n2218), .CO1(n780), 
        .S0(counter_31__N_152[13]), .S1(counter_31__N_152[14]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i408_2_lut (.A(\counter[22] ), .B(init), 
            .Z(counter_31__N_120[22]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i408_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_13 (.A0(GND_net), .B0(counter_31__N_120[11]), 
        .C0(VCC_net), .D0(n776), .CI0(n776), .A1(GND_net), .B1(counter_31__N_120[12]), 
        .C1(VCC_net), .D1(n2215), .CI1(n2215), .CO0(n2215), .CO1(n778), 
        .S0(counter_31__N_152[11]), .S1(counter_31__N_152[12]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_13.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_11 (.A0(GND_net), .B0(counter_31__N_120[9]), 
        .C0(VCC_net), .D0(n774), .CI0(n774), .A1(GND_net), .B1(counter_31__N_120[10]), 
        .C1(VCC_net), .D1(n2212), .CI1(n2212), .CO0(n2212), .CO1(n776), 
        .S0(counter_31__N_152[9]), .S1(counter_31__N_152[10]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_9 (.A0(GND_net), .B0(counter_31__N_120[7]), .C0(VCC_net), 
        .D0(n772), .CI0(n772), .A1(GND_net), .B1(counter_31__N_120[8]), 
        .C1(VCC_net), .D1(n2209), .CI1(n2209), .CO0(n2209), .CO1(n774), 
        .S0(counter_31__N_152[7]), .S1(counter_31__N_152[8]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_7 (.A0(GND_net), .B0(counter_31__N_120[5]), .C0(VCC_net), 
        .D0(n770), .CI0(n770), .A1(GND_net), .B1(counter_31__N_120[6]), 
        .C1(VCC_net), .D1(n2206), .CI1(n2206), .CO0(n2206), .CO1(n772), 
        .S0(counter_31__N_152[5]), .S1(counter_31__N_152[6]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_33 (.A0(GND_net), .B0(counter_31__N_120[31]), 
        .C0(VCC_net), .D0(n796), .CI0(n796), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n2245), .CI1(n2245), .CO0(n2245), .S0(counter_31__N_152[31]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_33.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_31 (.A0(GND_net), .B0(counter_31__N_120[29]), 
        .C0(VCC_net), .D0(n794), .CI0(n794), .A1(GND_net), .B1(counter_31__N_120[30]), 
        .C1(VCC_net), .D1(n2242), .CI1(n2242), .CO0(n2242), .CO1(n796), 
        .S0(counter_31__N_152[29]), .S1(counter_31__N_152[30]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i409_2_lut (.A(\counter[21] ), .B(init), 
            .Z(counter_31__N_120[21]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i409_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_29 (.A0(GND_net), .B0(counter_31__N_120[27]), 
        .C0(VCC_net), .D0(n792), .CI0(n792), .A1(GND_net), .B1(counter_31__N_120[28]), 
        .C1(VCC_net), .D1(n2239), .CI1(n2239), .CO0(n2239), .CO1(n794), 
        .S0(counter_31__N_152[27]), .S1(counter_31__N_152[28]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))+!B (C))+!A (B (D)+!B (C)))" *) LUT4 i578_4_lut_4_lut (.A(n3), 
            .B(STATUS_SEND_c), .C(init), .D(waiting), .Z(n355));   /* synthesis lineinfo="@4(14[6],14[10])"*/
    defparam i578_4_lut_4_lut.INIT = "0xf430";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (C (D)))" *) LUT4 aux_3__I_0_i2_3_lut_4_lut (.A(Sreg_c_0), 
            .B(Sreg_c_1), .C(aux[1]), .D(n63), .Z(aux_3__N_115[1]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i2_3_lut_4_lut.INIT = "0xf088";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(init), 
            .B(n63), .C(counter_31__N_182[1]), .Z(counter_31__N_83[1]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_39 (.A(init), 
            .B(n63), .C(counter_31__N_152[2]), .Z(counter_31__N_83[2]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_3_lut_adj_39.INIT = "0xe0e0";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_40 (.A(init), 
            .B(n63), .C(counter_31__N_152[3]), .Z(counter_31__N_83[3]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_3_lut_adj_40.INIT = "0xe0e0";
    (* lut_function="(!((B)+!A))" *) LUT4 i426_2_lut (.A(\counter[4] ), .B(init), 
            .Z(counter_31__N_120[4]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i426_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i5_3_lut_4_lut (.A(\counter[4] ), 
            .B(init), .C(counter_31__N_152[4]), .D(n63), .Z(counter_31__N_83[4]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i5_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i6_3_lut_4_lut (.A(\counter[5] ), 
            .B(init), .C(counter_31__N_152[5]), .D(n63), .Z(counter_31__N_83[5]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i6_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i7_3_lut_4_lut (.A(\counter[6] ), 
            .B(init), .C(counter_31__N_152[6]), .D(n63), .Z(counter_31__N_83[6]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i7_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \counter_31__N_182[0]_bdd_4_lut  (.A(counter_31__N_182[0]), 
            .B(aux_3__N_115[2]), .C(aux_3__N_115[3]), .D(counter_31__N_182[1]), 
            .Z(n1844));
    defparam \counter_31__N_182[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))" *) LUT4 i406_2_lut (.A(\counter[24] ), .B(init), 
            .Z(counter_31__N_120[24]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i406_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n1844_bdd_4_lut (.A(n1844), 
            .B(aux_3__N_115[1]), .C(aux_3__N_115[0]), .D(counter_31__N_182[1]), 
            .Z(status_out_N_189));
    defparam n1844_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i8_3_lut_4_lut (.A(\counter[7] ), 
            .B(init), .C(counter_31__N_152[7]), .D(n63), .Z(counter_31__N_83[7]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i8_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i403_2_lut (.A(\counter[27] ), .B(init), 
            .Z(counter_31__N_120[27]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i403_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i9_3_lut_4_lut (.A(counter[8]), 
            .B(init), .C(counter_31__N_152[8]), .D(n63), .Z(counter_31__N_83[8]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i9_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i412_2_lut (.A(\counter[18] ), .B(init), 
            .Z(counter_31__N_120[18]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i412_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i413_2_lut (.A(\counter[17] ), .B(init), 
            .Z(counter_31__N_120[17]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i413_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i10_3_lut_4_lut (.A(counter[9]), 
            .B(init), .C(counter_31__N_152[9]), .D(n63), .Z(counter_31__N_83[9]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i10_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i414_2_lut (.A(\counter[16] ), .B(init), 
            .Z(counter_31__N_120[16]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i414_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i415_2_lut (.A(counter[15]), .B(init), 
            .Z(counter_31__N_120[15]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i415_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i11_3_lut_4_lut (.A(counter[10]), 
            .B(init), .C(counter_31__N_152[10]), .D(n63), .Z(counter_31__N_83[10]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i11_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i416_2_lut (.A(counter[14]), .B(init), 
            .Z(counter_31__N_120[14]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i416_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i417_2_lut (.A(counter[13]), .B(init), 
            .Z(counter_31__N_120[13]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i417_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i12_3_lut_4_lut (.A(counter[11]), 
            .B(init), .C(counter_31__N_152[11]), .D(n63), .Z(counter_31__N_83[11]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i12_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i418_2_lut (.A(counter[12]), .B(init), 
            .Z(counter_31__N_120[12]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i418_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i419_2_lut (.A(counter[11]), .B(init), 
            .Z(counter_31__N_120[11]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i419_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i13_3_lut_4_lut (.A(counter[12]), 
            .B(init), .C(counter_31__N_152[12]), .D(n63), .Z(counter_31__N_83[12]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i13_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i420_2_lut (.A(counter[10]), .B(init), 
            .Z(counter_31__N_120[10]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i420_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i421_2_lut (.A(counter[9]), .B(init), 
            .Z(counter_31__N_120[9]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i421_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i14_3_lut_4_lut (.A(counter[13]), 
            .B(init), .C(counter_31__N_152[13]), .D(n63), .Z(counter_31__N_83[13]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i14_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i422_2_lut (.A(counter[8]), .B(init), 
            .Z(counter_31__N_120[8]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i422_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i423_2_lut (.A(\counter[7] ), .B(init), 
            .Z(counter_31__N_120[7]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i423_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i15_3_lut_4_lut (.A(counter[14]), 
            .B(init), .C(counter_31__N_152[14]), .D(n63), .Z(counter_31__N_83[14]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i15_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i424_2_lut (.A(\counter[6] ), .B(init), 
            .Z(counter_31__N_120[6]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i424_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i425_2_lut (.A(\counter[5] ), .B(init), 
            .Z(counter_31__N_120[5]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i425_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 aux_3__I_0_i4_3_lut (.A(SENSOR2_IN_c), 
            .B(aux[3]), .C(n63), .Z(aux_3__N_115[3]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 aux_3__I_0_i3_3_lut (.A(SENSOR1_IN_c), 
            .B(aux[2]), .C(n63), .Z(aux_3__N_115[2]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i16_3_lut_4_lut (.A(counter[15]), 
            .B(init), .C(counter_31__N_152[15]), .D(n63), .Z(counter_31__N_83[15]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i16_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i17_3_lut_4_lut (.A(\counter[16] ), 
            .B(init), .C(counter_31__N_152[16]), .D(n63), .Z(counter_31__N_83[16]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i17_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i18_3_lut_4_lut (.A(\counter[17] ), 
            .B(init), .C(counter_31__N_152[17]), .D(n63), .Z(counter_31__N_83[17]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i18_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i19_3_lut_4_lut (.A(\counter[18] ), 
            .B(init), .C(counter_31__N_152[18]), .D(n63), .Z(counter_31__N_83[18]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i19_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i20_3_lut_4_lut (.A(\counter[19] ), 
            .B(init), .C(counter_31__N_152[19]), .D(n63), .Z(counter_31__N_83[19]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i20_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i21_3_lut_4_lut (.A(\counter[20] ), 
            .B(init), .C(counter_31__N_152[20]), .D(n63), .Z(counter_31__N_83[20]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i21_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i22_3_lut_4_lut (.A(\counter[21] ), 
            .B(init), .C(counter_31__N_152[21]), .D(n63), .Z(counter_31__N_83[21]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i22_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i23_3_lut_4_lut (.A(\counter[22] ), 
            .B(init), .C(counter_31__N_152[22]), .D(n63), .Z(counter_31__N_83[22]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i23_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i24_3_lut_4_lut (.A(\counter[23] ), 
            .B(init), .C(counter_31__N_152[23]), .D(n63), .Z(counter_31__N_83[23]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i24_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i25_3_lut_4_lut (.A(\counter[24] ), 
            .B(init), .C(counter_31__N_152[24]), .D(n63), .Z(counter_31__N_83[24]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i25_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i26_3_lut_4_lut (.A(\counter[25] ), 
            .B(init), .C(counter_31__N_152[25]), .D(n63), .Z(counter_31__N_83[25]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i26_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i27_3_lut_4_lut (.A(\counter[26] ), 
            .B(init), .C(counter_31__N_152[26]), .D(n63), .Z(counter_31__N_83[26]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i27_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i32_3_lut_4_lut (.A(\counter[31] ), 
            .B(init), .C(counter_31__N_152[31]), .D(n63), .Z(counter_31__N_83[31]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i32_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i31_3_lut_4_lut (.A(\counter[30] ), 
            .B(init), .C(counter_31__N_152[30]), .D(n63), .Z(counter_31__N_83[30]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i31_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (C)+!A (B (C+!(D))+!B (C (D))))" *) LUT4 counter_31__I_36_i1_3_lut_4_lut (.A(init), 
            .B(\counter[0] ), .C(counter_31__N_182[0]), .D(n63), .Z(counter_31__N_83[0]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i1_3_lut_4_lut.INIT = "0xf0e4";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i30_3_lut_4_lut (.A(\counter[29] ), 
            .B(init), .C(counter_31__N_152[29]), .D(n63), .Z(counter_31__N_83[29]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i30_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i29_3_lut_4_lut (.A(\counter[28] ), 
            .B(init), .C(counter_31__N_152[28]), .D(n63), .Z(counter_31__N_83[28]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i29_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i28_3_lut_4_lut (.A(\counter[27] ), 
            .B(init), .C(counter_31__N_152[27]), .D(n63), .Z(counter_31__N_83[27]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i28_3_lut_4_lut.INIT = "0xf0e2";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i0 (.D(aux_3__N_115[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[0]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i0.REGSET = "RESET";
    defparam aux_i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module timer
//

module timer (output TIME_OUT, input SERCLK_OUT_c, input GND_net, input TIMER_EN, 
            input VCC_net);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire n1990, clkCont_17__N_37, n753, n2263;
    wire [17:0]clkCont;   /* synthesis lineinfo="@6(12[12],12[19])"*/
    
    wire n755;
    wire [17:0]clkCont_17__N_40;
    
    wire n757, n2269, n759, n1357, n18, n17, n19, n8, n7;
    wire [17:0]clkCont_17__N_19;
    
    wire n751, n2260, n763, n2278, n761, n2275, n2272, n749, 
        n2257, n2251, n747, n2254, n2266, VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i17 (.D(clkCont_17__N_19[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[17]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i17.REGSET = "RESET";
    defparam clkCont_i17.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(clkCont[7]), .C0(GND_net), .D0(n753), 
        .CI0(n753), .A1(GND_net), .B1(clkCont[8]), .C1(GND_net), .D1(n2263), 
        .CI1(n2263), .CO0(n2263), .CO1(n755), .S0(clkCont_17__N_40[7]), 
        .S1(clkCont_17__N_40[8]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(clkCont[11]), .C0(GND_net), 
        .D0(n757), .CI0(n757), .A1(GND_net), .B1(clkCont[12]), .C1(GND_net), 
        .D1(n2269), .CI1(n2269), .CO0(n2269), .CO1(n759), .S0(clkCont_17__N_40[11]), 
        .S1(clkCont_17__N_40[12]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 EN_I_0_1_lut (.A(TIMER_EN), .Z(clkCont_17__N_37));   /* synthesis lineinfo="@6(19[13],19[16])"*/
    defparam EN_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1041_4_lut (.A(clkCont[7]), 
            .B(clkCont[0]), .C(clkCont[12]), .D(clkCont[11]), .Z(n1357));
    defparam i1041_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(clkCont[17]), .B(clkCont[16]), 
            .C(clkCont[6]), .D(TIME_OUT), .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C))+!A)" *) LUT4 i6_3_lut (.A(n1357), .B(clkCont[3]), 
            .C(clkCont[14]), .Z(n17));
    defparam i6_3_lut.INIT = "0xfdfd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(clkCont[10]), .B(clkCont[15]), 
            .C(clkCont[8]), .D(clkCont[5]), .Z(n19));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(clkCont[2]), .B(clkCont[4]), 
            .Z(n8));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut (.A(n19), .B(clkCont[1]), 
            .C(n17), .D(n18), .Z(n7));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i1_4_lut.INIT = "0x0004";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(clkCont[13]), .B(n7), 
            .C(clkCont[9]), .D(n8), .Z(n1990));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i5_4_lut.INIT = "0x8000";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i16 (.D(clkCont_17__N_19[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[16]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i16.REGSET = "RESET";
    defparam clkCont_i16.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(clkCont[5]), .C0(GND_net), .D0(n751), 
        .CI0(n751), .A1(GND_net), .B1(clkCont[6]), .C1(GND_net), .D1(n2260), 
        .CI1(n2260), .CO0(n2260), .CO1(n753), .S0(clkCont_17__N_40[5]), 
        .S1(clkCont_17__N_40[6]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i15 (.D(clkCont_17__N_19[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[15]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i15.REGSET = "RESET";
    defparam clkCont_i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i14 (.D(clkCont_17__N_19[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[14]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i14.REGSET = "RESET";
    defparam clkCont_i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i13 (.D(clkCont_17__N_19[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[13]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i13.REGSET = "RESET";
    defparam clkCont_i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i12 (.D(clkCont_17__N_19[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[12]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i12.REGSET = "RESET";
    defparam clkCont_i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i11 (.D(clkCont_17__N_19[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[11]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i11.REGSET = "RESET";
    defparam clkCont_i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i10 (.D(clkCont_17__N_19[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[10]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i10.REGSET = "RESET";
    defparam clkCont_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i9 (.D(clkCont_17__N_19[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[9]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i9.REGSET = "RESET";
    defparam clkCont_i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i8 (.D(clkCont_17__N_19[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[8]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i8.REGSET = "RESET";
    defparam clkCont_i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i7 (.D(clkCont_17__N_19[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[7]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i7.REGSET = "RESET";
    defparam clkCont_i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i6 (.D(clkCont_17__N_19[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[6]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i6.REGSET = "RESET";
    defparam clkCont_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i5 (.D(clkCont_17__N_19[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[5]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i5.REGSET = "RESET";
    defparam clkCont_i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i4 (.D(clkCont_17__N_19[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[4]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i4.REGSET = "RESET";
    defparam clkCont_i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i3 (.D(clkCont_17__N_19[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[3]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i3.REGSET = "RESET";
    defparam clkCont_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i2 (.D(clkCont_17__N_19[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[2]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i2.REGSET = "RESET";
    defparam clkCont_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i1 (.D(clkCont_17__N_19[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[1]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i1.REGSET = "RESET";
    defparam clkCont_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i0 (.D(clkCont_17__N_19[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[0]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i0.REGSET = "RESET";
    defparam clkCont_i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(clkCont[17]), .C0(GND_net), 
        .D0(n763), .CI0(n763), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2278), .CI1(n2278), .CO0(n2278), .S0(clkCont_17__N_40[17]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(clkCont[15]), .C0(GND_net), 
        .D0(n761), .CI0(n761), .A1(GND_net), .B1(clkCont[16]), .C1(GND_net), 
        .D1(n2275), .CI1(n2275), .CO0(n2275), .CO1(n763), .S0(clkCont_17__N_40[15]), 
        .S1(clkCont_17__N_40[16]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(clkCont[13]), .C0(GND_net), 
        .D0(n759), .CI0(n759), .A1(GND_net), .B1(clkCont[14]), .C1(GND_net), 
        .D1(n2272), .CI1(n2272), .CO0(n2272), .CO1(n761), .S0(clkCont_17__N_40[13]), 
        .S1(clkCont_17__N_40[14]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(clkCont[3]), .C0(GND_net), .D0(n749), 
        .CI0(n749), .A1(GND_net), .B1(clkCont[4]), .C1(GND_net), .D1(n2257), 
        .CI1(n2257), .CO0(n2257), .CO1(n751), .S0(clkCont_17__N_40[3]), 
        .S1(clkCont_17__N_40[4]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(clkCont[0]), .C1(VCC_net), .D1(n2251), .CI1(n2251), .CO0(n2251), 
        .CO1(n747), .S1(clkCont_17__N_40[0]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(clkCont[1]), .C0(GND_net), .D0(n747), 
        .CI0(n747), .A1(GND_net), .B1(clkCont[2]), .C1(GND_net), .D1(n2254), 
        .CI1(n2254), .CO0(n2254), .CO1(n749), .S0(clkCont_17__N_40[1]), 
        .S1(clkCont_17__N_40[2]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(clkCont[9]), .C0(GND_net), .D0(n755), 
        .CI0(n755), .A1(GND_net), .B1(clkCont[10]), .C1(GND_net), .D1(n2266), 
        .CI1(n2266), .CO0(n2266), .CO1(n757), .S0(clkCont_17__N_40[9]), 
        .S1(clkCont_17__N_40[10]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i379_2_lut (.A(clkCont_17__N_40[17]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[17]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i379_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i361_2_lut (.A(clkCont_17__N_40[16]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[16]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i361_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i378_2_lut (.A(clkCont_17__N_40[15]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[15]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i378_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i387_2_lut (.A(clkCont_17__N_40[14]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[14]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i387_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i367_2_lut (.A(clkCont_17__N_40[13]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[13]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i367_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i363_2_lut (.A(clkCont_17__N_40[12]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[12]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i363_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i354_2_lut (.A(clkCont_17__N_40[11]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[11]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i354_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i356_2_lut (.A(clkCont_17__N_40[10]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[10]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i356_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i376_2_lut (.A(clkCont_17__N_40[9]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[9]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i376_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i375_2_lut (.A(clkCont_17__N_40[8]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[8]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i375_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i374_2_lut (.A(clkCont_17__N_40[7]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[7]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i374_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i369_2_lut (.A(clkCont_17__N_40[6]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[6]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i369_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i380_2_lut (.A(clkCont_17__N_40[5]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[5]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i380_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i381_2_lut (.A(clkCont_17__N_40[4]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[4]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i381_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i382_2_lut (.A(clkCont_17__N_40[3]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[3]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i382_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i355_2_lut (.A(clkCont_17__N_40[2]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[2]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i355_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i360_2_lut (.A(clkCont_17__N_40[1]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[1]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i360_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i358_2_lut (.A(clkCont_17__N_40[0]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[0]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i358_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ state (.D(n1990), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(TIME_OUT));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam state.REGSET = "RESET";
    defparam state.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule
