# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 7 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 5
CPU 12 10 0
CPU 12 11 1
CPU 12 12 2
CPU 12 13 3
CPU 13 10 0
CPU 13 11 1
CPU 13 12 2
CPU 13 13 3
BLOCK 14 10
BLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 11 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15 11
UNBLOCK 15 10
UNBLOCK 15 12
CPU 15 14 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 14
UNBLOCK 16 11
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 3 3
UNBLOCK 17 14
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 1 2
CPU 17 3 3
# CONTEXT CPU 0 18
CPU 18 0 1
CPU 18 1 2
CPU 18 3 3
CPU 19 2 0
CPU 19 0 1
CPU 19 1 2
CPU 19 3 3
CPU 20 2 0
CPU 20 0 1
CPU 20 1 2
CPU 20 3 3
EXIT 21 3 3
CPU 21 2 0
CPU 21 0 1
CPU 21 1 2
# CONTEXT CPU 3 21
EXIT 22 2 0
EXIT 22 0 1
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 1 2
# CONTEXT CPU 3 22
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 1 2
# CONTEXT CPU 3 23
EXIT 24 1 2
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 6 3
CPU 25 4 0
CPU 25 8 1
# CONTEXT CPU 2 25
CPU 25 6 3
BLOCK 26 6
CPU 26 4 0
CPU 26 8 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
UNBLOCK 27 6
CPU 27 4 0
CPU 27 8 1
CPU 27 9 2
# CONTEXT CPU 3 27
BLOCK 28 9
CPU 28 4 0
CPU 28 8 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
EXIT 29 4 0
UNBLOCK 29 9
# CONTEXT CPU 0 29
CPU 29 8 1
# CONTEXT CPU 2 29
CPU 29 7 3
BLOCK 30 8
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 7 3
BLOCK 31 7
UNBLOCK 31 8
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31 5 2
# CONTEXT CPU 3 31
UNBLOCK 32 7
CPU 32 13 0
# CONTEXT CPU 1 32
CPU 32 5 2
# CONTEXT CPU 3 32
BLOCK 33 13
# CONTEXT CPU 0 33
CPU 33 10 1
CPU 33 5 2
# CONTEXT CPU 3 33
EXIT 34 5 2
UNBLOCK 34 13
# CONTEXT CPU 0 34
CPU 34 10 1
# CONTEXT CPU 2 34
CPU 34 12 3
BLOCK 35 10
BLOCK 35 12
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
UNBLOCK 36 10
UNBLOCK 36 12
CPU 36 11 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 11 0
# CONTEXT CPU 1 37
CPU 37 14 2
# CONTEXT CPU 3 37
BLOCK 38 11
BLOCK 38 14
# CONTEXT CPU 0 38
CPU 38 6 1
# CONTEXT CPU 2 38
CPU 38 9 3
UNBLOCK 39 11
UNBLOCK 39 14
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39 9 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 9 3
CPU 41 8 0
# CONTEXT CPU 1 41
CPU 41 7 2
CPU 41 9 3
CPU 42 8 0
CPU 42 13 1
CPU 42 7 2
CPU 42 9 3
CPU 43 8 0
CPU 43 13 1
CPU 43 7 2
CPU 43 9 3
EXIT 44 8 0
BLOCK 44 13
BLOCK 44 9
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 7 2
# CONTEXT CPU 3 44
EXIT 45 7 2
UNBLOCK 45 9
UNBLOCK 45 13
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 14 2
# CONTEXT CPU 3 46
BLOCK 47 14
CPU 47 10 0
CPU 47 12 1
# CONTEXT CPU 2 47
CPU 47 11 3
BLOCK 48 12
UNBLOCK 48 14
CPU 48 10 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 11 3
UNBLOCK 49 12
CPU 49 10 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
CPU 50 10 0
# CONTEXT CPU 1 50
CPU 50 6 2
# CONTEXT CPU 3 50
EXIT 51 10 0
# CONTEXT CPU 0 51
CPU 51 9 1
CPU 51 6 2
# CONTEXT CPU 3 51
EXIT 52 9 1
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 6 2
CPU 52 13 3
BLOCK 53 13
# CONTEXT CPU 0 53
CPU 53 12 1
CPU 53 6 2
# CONTEXT CPU 3 53
UNBLOCK 54 13
CPU 54 14 0
CPU 54 12 1
CPU 54 6 2
CPU 54 11 3
BLOCK 55 14
BLOCK 55 12
EXIT 55 6 2
# CONTEXT CPU 0 55
CPU 55 -1 1
CPU 55 -1 2
CPU 55 11 3
EXIT 56 11 3
UNBLOCK 56 12
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
# CONTEXT CPU 0 57
CPU 57 12 1
# CONTEXT CPU 2 57
CPU 57 -1 3
CPU 58 13 0
CPU 58 12 1
# CONTEXT CPU 2 58
CPU 58 -1 3
BLOCK 59 13
CPU 59 -1 0
CPU 59 12 1
CPU 59 14 2
CPU 59 -1 3
EXIT 60 12 1
BLOCK 60 14
UNBLOCK 60 13
# CONTEXT CPU 0 60
CPU 60 -1 1
CPU 60 -1 2
CPU 60 -1 3
UNBLOCK 61 14
CPU 61 13 0
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
CPU 62 13 0
# CONTEXT CPU 1 62
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 13 0
CPU 63 -1 0
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
CPU 64 -1 0
CPU 64 14 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
EXIT 76 14 0
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
