// Seed: 4143101544
module module_0 ();
  assign module_1.type_9 = 0;
  supply1 id_1;
  for (id_2 = 1'b0; id_2; id_1 = id_2) begin : LABEL_0
    assign id_1 = 1;
  end
endmodule
module module_1 (
    output tri1  id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  wire id_5;
  id_6(
      .id_0(id_7), .id_1(1 < 1), .id_2(1), .id_3(id_3++), .id_4(), .id_5(id_2 == &id_1)
  );
  module_0 modCall_1 ();
  time id_8 = id_6;
endmodule
