[INF:CM0023] Creating log file ../../build/regression/IndexAssign/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t), id:31
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t), id:32 dut.sv:1:1: , endln:5:10, parent:work@t, parID:31
  |vpiFullName:work@t
  |vpiParameter:
  \_parameter: (work@t.I), id:1, line:2:27, endln:2:28, parent:work@t, parID:32
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , id:0, line:2:14, endln:2:26, parent:work@t.I, parID:1
      |vpiParent:
      \_parameter: (work@t.I), id:1, line:2:27, endln:2:28, parent:work@t, parID:32
    |vpiParent:
    \_module: work@t (work@t), id:32 dut.sv:1:1: , endln:5:10, parent:work@t, parID:31
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , id:2, line:2:27, endln:2:32, parent:work@t, parID:32
    |vpiParent:
    \_module: work@t (work@t), id:32 dut.sv:1:1: , endln:5:10, parent:work@t, parID:31
    |vpiRhs:
    \_constant: , id:3, line:2:31, endln:2:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , id:0, line:2:14, endln:2:26, parent:work@t.I, parID:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), id:1, line:2:27, endln:2:28, parent:work@t, parID:32
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.sig), id:33, line:3:17, endln:3:20, parent:work@t, parID:32
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiNetType:36
    |vpiParent:
    \_module: work@t (work@t), id:32 dut.sv:1:1: , endln:5:10, parent:work@t, parID:31
  |vpiParent:
  \_design: (work@t), id:31
  |vpiContAssign:
  \_cont_assign: , id:11, line:4:10, endln:4:22, parent:work@t, parID:32
    |vpiParent:
    \_module: work@t (work@t), id:32 dut.sv:1:1: , endln:5:10, parent:work@t, parID:31
    |vpiRhs:
    \_constant: , id:10, line:4:21, endln:4:22, parID:11
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiParent:
      \_cont_assign: , id:11, line:4:10, endln:4:22, parent:work@t, parID:32
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@t.sig), id:8, line:4:10, endln:4:18, parent:work@t.sig, parID:9
      |vpiParent:
      \_ref_obj: (work@t.sig), id:9, parID:11
        |vpiParent:
        \_cont_assign: , id:11, line:4:10, endln:4:22, parent:work@t, parID:32
        |vpiName:sig
        |vpiFullName:work@t.sig
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiIndex:
      \_operation: , id:6, line:4:14, endln:4:17, parent:work@t.sig, parID:8
        |vpiParent:
        \_bit_select: (work@t.sig), id:8, line:4:10, endln:4:18, parent:work@t.sig, parID:9
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), id:5, line:4:14, endln:4:15, parID:6
          |vpiParent:
          \_operation: , id:6, line:4:14, endln:4:17, parent:work@t.sig, parID:8
          |vpiName:I
          |vpiFullName:work@t.sig.I
        |vpiOperand:
        \_constant: , id:7, line:4:16, endln:4:17, parID:6
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_operation: , id:6, line:4:14, endln:4:17, parent:work@t.sig, parID:8
          |vpiConstType:9
|uhdmtopModules:
\_module: work@t (work@t), id:34 dut.sv:1:1: , endln:5:10
  |vpiName:work@t
  |vpiVariables:
  \_logic_var: (work@t.sig), id:30, line:3:17, endln:3:20, parent:work@t, parID:34
    |vpiTypespec:
    \_logic_typespec: , id:23, line:3:3, endln:3:8
      |vpiRange:
      \_range: , id:17, line:3:10, endln:3:15
        |vpiLeftRange:
        \_constant: , id:21, line:3:10, endln:3:11, parID:17
          |vpiDecompile:5
          |vpiSize:64
          |INT:5
          |vpiParent:
          \_range: , id:17, line:3:10, endln:3:15
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , id:22, line:3:14, endln:3:15, parID:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:17, line:3:10, endln:3:15
          |vpiConstType:9
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiVisibility:1
    |vpiParent:
    \_module: work@t (work@t), id:34 dut.sv:1:1: , endln:5:10
    |vpiRange:
    \_range: , id:24, line:3:10, endln:3:15
      |vpiLeftRange:
      \_constant: , id:28, line:3:10, endln:3:11, parID:24
        |vpiDecompile:5
        |vpiSize:64
        |INT:5
        |vpiParent:
        \_range: , id:24, line:3:10, endln:3:15
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , id:29, line:3:14, endln:3:15, parID:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:24, line:3:10, endln:3:15
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@t.I), id:35, line:2:27, endln:2:28, parent:work@t, parID:34
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , id:36, line:2:14, endln:2:26, parent:work@t.I, parID:35
      |vpiParent:
      \_parameter: (work@t.I), id:35, line:2:27, endln:2:28, parent:work@t, parID:34
    |vpiParent:
    \_module: work@t (work@t), id:34 dut.sv:1:1: , endln:5:10
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , id:14, line:2:27, endln:2:32, parent:work@t, parID:34
    |vpiParent:
    \_module: work@t (work@t), id:34 dut.sv:1:1: , endln:5:10
    |vpiRhs:
    \_constant: , id:15, line:2:31, endln:2:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , id:0, line:2:14, endln:2:26, parent:work@t.I, parID:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), id:35, line:2:27, endln:2:28, parent:work@t, parID:34
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , id:37, line:4:10, endln:4:22, parent:work@t, parID:34
    |vpiParent:
    \_module: work@t (work@t), id:34 dut.sv:1:1: , endln:5:10
    |vpiRhs:
    \_constant: , id:10, line:4:21, endln:4:22, parID:11
    |vpiLhs:
    \_bit_select: (work@t.sig), id:38, line:4:10, endln:4:18, parent:work@t.sig, parID:39
      |vpiParent:
      \_ref_obj: (work@t.sig), id:39, parID:37
        |vpiParent:
        \_cont_assign: , id:37, line:4:10, endln:4:22, parent:work@t, parID:34
        |vpiName:sig
        |vpiFullName:work@t.sig
        |vpiActual:
        \_logic_var: (work@t.sig), id:30, line:3:17, endln:3:20, parent:work@t, parID:34
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiIndex:
      \_operation: , id:40, line:4:14, endln:4:17, parent:work@t.sig, parID:38
        |vpiParent:
        \_bit_select: (work@t.sig), id:38, line:4:10, endln:4:18, parent:work@t.sig, parID:39
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), id:41, line:4:14, endln:4:15, parID:40
          |vpiParent:
          \_operation: , id:40, line:4:14, endln:4:17, parent:work@t.sig, parID:38
          |vpiName:I
          |vpiFullName:work@t.sig.I
          |vpiActual:
          \_constant: , id:15, line:2:31, endln:2:32
        |vpiOperand:
        \_constant: , id:7, line:4:16, endln:4:17, parID:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/IndexAssign/dut.sv | ${SURELOG_DIR}/build/regression/IndexAssign/roundtrip/dut_000.sv | 1 | 5 | 

