# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Nov 7 2023 09:12:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 192.42 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34803       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3571         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       7836          i_Clk:R                
o_Segment1_B  i_Clk       7836          i_Clk:R                
o_Segment1_C  i_Clk       8439          i_Clk:R                
o_Segment1_D  i_Clk       8439          i_Clk:R                
o_Segment1_E  i_Clk       8439          i_Clk:R                
o_Segment1_F  i_Clk       7836          i_Clk:R                
o_Segment1_G  i_Clk       7836          i_Clk:R                
o_Segment2_A  i_Clk       7836          i_Clk:R                
o_Segment2_B  i_Clk       7836          i_Clk:R                
o_Segment2_C  i_Clk       7836          i_Clk:R                
o_Segment2_D  i_Clk       8474          i_Clk:R                
o_Segment2_E  i_Clk       8474          i_Clk:R                
o_Segment2_F  i_Clk       7836          i_Clk:R                
o_Segment2_G  i_Clk       8474          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -969        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7367                  i_Clk:R                
o_Segment1_B  i_Clk       7367                  i_Clk:R                
o_Segment1_C  i_Clk       7991                  i_Clk:R                
o_Segment1_D  i_Clk       7991                  i_Clk:R                
o_Segment1_E  i_Clk       7991                  i_Clk:R                
o_Segment1_F  i_Clk       7367                  i_Clk:R                
o_Segment1_G  i_Clk       7367                  i_Clk:R                
o_Segment2_A  i_Clk       7367                  i_Clk:R                
o_Segment2_B  i_Clk       7367                  i_Clk:R                
o_Segment2_C  i_Clk       7367                  i_Clk:R                
o_Segment2_D  i_Clk       8062                  i_Clk:R                
o_Segment2_E  i_Clk       8062                  i_Clk:R                
o_Segment2_F  i_Clk       7367                  i_Clk:R                
o_Segment2_G  i_Clk       8062                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 192.42 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__264/I                                                          SRMux                          0              6912  34803  RISE       1
I__264/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__264/I                                                          SRMux                          0              6912  34803  RISE       1
I__264/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3571


Data Path Delay                5749
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3571

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                        Project_7_Segment_Top      0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                               IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                        IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__114/I                                                          Odrv12                     0      1127               RISE  1       
I__114/O                                                          Odrv12                     491    1618               RISE  1       
I__115/I                                                          Span12Mux_v                0      1618               RISE  1       
I__115/O                                                          Span12Mux_v                491    2109               RISE  1       
I__116/I                                                          Sp12to4                    0      2109               RISE  1       
I__116/O                                                          Sp12to4                    428    2537               RISE  1       
I__117/I                                                          Span4Mux_v                 0      2537               RISE  1       
I__117/O                                                          Span4Mux_v                 351    2888               RISE  1       
I__118/I                                                          LocalMux                   0      2888               RISE  1       
I__118/O                                                          LocalMux                   330    3217               RISE  1       
I__120/I                                                          InMux                      0      3217               RISE  1       
I__120/O                                                          InMux                      259    3477               RISE  1       
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in0                LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000  449    3926               RISE  1       
I__90/I                                                           LocalMux                   0      3926               RISE  1       
I__90/O                                                           LocalMux                   330    4255               RISE  1       
I__91/I                                                           IoInMux                    0      4255               RISE  1       
I__91/O                                                           IoInMux                    259    4515               RISE  1       
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4515               RISE  1       
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5132               RISE  18      
I__262/I                                                          gio2CtrlBuf                0      5132               RISE  1       
I__262/O                                                          gio2CtrlBuf                0      5132               RISE  1       
I__263/I                                                          GlobalMux                  0      5132               RISE  1       
I__263/O                                                          GlobalMux                  154    5286               RISE  1       
I__264/I                                                          SRMux                      0      5286               RISE  1       
I__264/O                                                          SRMux                      463    5749               RISE  1       
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000  0      5749               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__315/I                                            ClkMux                     0      2073               RISE  1       
I__315/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__321/I                                            ClkMux                     0      2073               RISE  1       
I__321/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__105/I                                  LocalMux                   0      2921               RISE  1       
I__105/O                                  LocalMux                   330    3251               RISE  1       
I__106/I                                  IoInMux                    0      3251               RISE  1       
I__106/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_A_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_A                              Project_7_Segment_Top      0      7836               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__321/I                                            ClkMux                     0      2073               RISE  1       
I__321/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__103/I                                  LocalMux                   0      2921               RISE  1       
I__103/O                                  LocalMux                   330    3251               RISE  1       
I__104/I                                  IoInMux                    0      3251               RISE  1       
I__104/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_B_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_B                              Project_7_Segment_Top      0      7836               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__422/I                                  Odrv4                      0      2921               RISE  1       
I__422/O                                  Odrv4                      351    3272               RISE  1       
I__423/I                                  Span4Mux_s2_v              0      3272               RISE  1       
I__423/O                                  Span4Mux_s2_v              252    3525               RISE  1       
I__424/I                                  LocalMux                   0      3525               RISE  1       
I__424/O                                  LocalMux                   330    3854               RISE  1       
I__425/I                                  IoInMux                    0      3854               RISE  1       
I__425/O                                  IoInMux                    259    4114               RISE  1       
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
o_Segment1_C_obuf_iopad/DIN               IO_PAD                     0      6351               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8439               FALL  1       
o_Segment1_C                              Project_7_Segment_Top      0      8439               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__491/I                                  Odrv4                      0      2921               RISE  1       
I__491/O                                  Odrv4                      351    3272               RISE  1       
I__492/I                                  Span4Mux_s2_v              0      3272               RISE  1       
I__492/O                                  Span4Mux_s2_v              252    3525               RISE  1       
I__493/I                                  LocalMux                   0      3525               RISE  1       
I__493/O                                  LocalMux                   330    3854               RISE  1       
I__494/I                                  IoInMux                    0      3854               RISE  1       
I__494/O                                  IoInMux                    259    4114               RISE  1       
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
o_Segment1_D_obuf_iopad/DIN               IO_PAD                     0      6351               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8439               FALL  1       
o_Segment1_D                              Project_7_Segment_Top      0      8439               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__274/I                                  Odrv4                      0      2921               RISE  1       
I__274/O                                  Odrv4                      351    3272               RISE  1       
I__275/I                                  Span4Mux_s2_v              0      3272               RISE  1       
I__275/O                                  Span4Mux_s2_v              252    3525               RISE  1       
I__276/I                                  LocalMux                   0      3525               RISE  1       
I__276/O                                  LocalMux                   330    3854               RISE  1       
I__277/I                                  IoInMux                    0      3854               RISE  1       
I__277/O                                  IoInMux                    259    4114               RISE  1       
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
o_Segment1_E_obuf_iopad/DIN               IO_PAD                     0      6351               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8439               FALL  1       
o_Segment1_E                              Project_7_Segment_Top      0      8439               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__323/I                                            ClkMux                     0      2073               RISE  1       
I__323/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__99/I                                   LocalMux                   0      2921               RISE  1       
I__99/O                                   LocalMux                   330    3251               RISE  1       
I__100/I                                  IoInMux                    0      3251               RISE  1       
I__100/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_F_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_F                              Project_7_Segment_Top      0      7836               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__323/I                                            ClkMux                     0      2073               RISE  1       
I__323/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__101/I                                  LocalMux                   0      2921               RISE  1       
I__101/O                                  LocalMux                   330    3251               RISE  1       
I__102/I                                  IoInMux                    0      3251               RISE  1       
I__102/O                                  IoInMux                    259    3510               RISE  1       
o_Segment1_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_G_obuf_iopad/DIN               IO_PAD                     0      5748               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7836               FALL  1       
o_Segment1_G                              Project_7_Segment_Top      0      7836               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__97/I                                     LocalMux                   0      2921               RISE  1       
I__97/O                                     LocalMux                   330    3251               RISE  1       
I__98/I                                     IoInMux                    0      3251               RISE  1       
I__98/O                                     IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN                 IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                                Project_7_Segment_Top      0      7836               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__418/I                                 LocalMux                   0      2921               RISE  1       
I__418/O                                 LocalMux                   330    3251               RISE  1       
I__419/I                                 IoInMux                    0      3251               RISE  1       
I__419/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                             Project_7_Segment_Top      0      7836               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__420/I                                 LocalMux                   0      2921               RISE  1       
I__420/O                                 LocalMux                   330    3251               RISE  1       
I__421/I                                 IoInMux                    0      3251               RISE  1       
I__421/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_C                             Project_7_Segment_Top      0      7836               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__328/I                                 Odrv4                      0      2921               RISE  1       
I__328/O                                 Odrv4                      351    3272               RISE  1       
I__329/I                                 IoSpan4Mux                 0      3272               RISE  1       
I__329/O                                 IoSpan4Mux                 288    3560               RISE  1       
I__330/I                                 LocalMux                   0      3560               RISE  1       
I__330/O                                 LocalMux                   330    3889               RISE  1       
I__331/I                                 IoInMux                    0      3889               RISE  1       
I__331/O                                 IoInMux                    259    4149               RISE  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      6386               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8474               FALL  1       
o_Segment2_D                             Project_7_Segment_Top      0      8474               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__414/I                                 Odrv4                      0      2921               RISE  1       
I__414/O                                 Odrv4                      351    3272               RISE  1       
I__415/I                                 IoSpan4Mux                 0      3272               RISE  1       
I__415/O                                 IoSpan4Mux                 288    3560               RISE  1       
I__416/I                                 LocalMux                   0      3560               RISE  1       
I__416/O                                 LocalMux                   330    3889               RISE  1       
I__417/I                                 IoInMux                    0      3889               RISE  1       
I__417/O                                 IoInMux                    259    4149               RISE  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      6386               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8474               FALL  1       
o_Segment2_E                             Project_7_Segment_Top      0      8474               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__319/I                                            ClkMux                     0      2073               RISE  1       
I__319/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__107/I                                 LocalMux                   0      2921               RISE  1       
I__107/O                                 LocalMux                   330    3251               RISE  1       
I__108/I                                 IoInMux                    0      3251               RISE  1       
I__108/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_F                             Project_7_Segment_Top      0      7836               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__410/I                                 Odrv4                      0      2921               RISE  1       
I__410/O                                 Odrv4                      351    3272               RISE  1       
I__411/I                                 IoSpan4Mux                 0      3272               RISE  1       
I__411/O                                 IoSpan4Mux                 288    3560               RISE  1       
I__412/I                                 LocalMux                   0      3560               RISE  1       
I__412/O                                 LocalMux                   330    3889               RISE  1       
I__413/I                                 IoInMux                    0      3889               RISE  1       
I__413/O                                 IoInMux                    259    4149               RISE  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      6386               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8474               FALL  1       
o_Segment2_G                             Project_7_Segment_Top      0      8474               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -969


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3350
---------------------------- ------
Hold Time                      -969

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                  Project_7_Segment_Top      0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__114/I                                    Odrv12                     0      923                FALL  1       
I__114/O                                    Odrv12                     540    1463               FALL  1       
I__115/I                                    Span12Mux_v                0      1463               FALL  1       
I__115/O                                    Span12Mux_v                540    2003               FALL  1       
I__116/I                                    Sp12to4                    0      2003               FALL  1       
I__116/O                                    Sp12to4                    449    2452               FALL  1       
I__117/I                                    Span4Mux_v                 0      2452               FALL  1       
I__117/O                                    Span4Mux_v                 372    2824               FALL  1       
I__119/I                                    LocalMux                   0      2824               FALL  1       
I__119/O                                    LocalMux                   309    3132               FALL  1       
I__121/I                                    InMux                      0      3132               FALL  1       
I__121/O                                    InMux                      217    3350               FALL  1       
Debounce_Switch_Inst.r_State_LC_1_10_6/in1  LogicCell40_SEQ_MODE_1000  0      3350               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__316/I                                            ClkMux                     0      2073               RISE  1       
I__316/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__321/I                                            ClkMux                     0      2073               RISE  1       
I__321/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__105/I                                  LocalMux                   0      2921               FALL  1       
I__105/O                                  LocalMux                   309    3230               FALL  1       
I__106/I                                  IoInMux                    0      3230               FALL  1       
I__106/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_A_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_A                              Project_7_Segment_Top      0      7367               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__321/I                                            ClkMux                     0      2073               RISE  1       
I__321/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__103/I                                  LocalMux                   0      2921               FALL  1       
I__103/O                                  LocalMux                   309    3230               FALL  1       
I__104/I                                  IoInMux                    0      3230               FALL  1       
I__104/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_B_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_B                              Project_7_Segment_Top      0      7367               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__422/I                                  Odrv4                      0      2921               FALL  1       
I__422/O                                  Odrv4                      372    3293               FALL  1       
I__423/I                                  Span4Mux_s2_v              0      3293               FALL  1       
I__423/O                                  Span4Mux_s2_v              252    3546               FALL  1       
I__424/I                                  LocalMux                   0      3546               FALL  1       
I__424/O                                  LocalMux                   309    3854               FALL  1       
I__425/I                                  IoInMux                    0      3854               FALL  1       
I__425/O                                  IoInMux                    217    4072               FALL  1       
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
o_Segment1_C_obuf_iopad/DIN               IO_PAD                     0      6077               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7991               RISE  1       
o_Segment1_C                              Project_7_Segment_Top      0      7991               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__491/I                                  Odrv4                      0      2921               FALL  1       
I__491/O                                  Odrv4                      372    3293               FALL  1       
I__492/I                                  Span4Mux_s2_v              0      3293               FALL  1       
I__492/O                                  Span4Mux_s2_v              252    3546               FALL  1       
I__493/I                                  LocalMux                   0      3546               FALL  1       
I__493/O                                  LocalMux                   309    3854               FALL  1       
I__494/I                                  IoInMux                    0      3854               FALL  1       
I__494/O                                  IoInMux                    217    4072               FALL  1       
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
o_Segment1_D_obuf_iopad/DIN               IO_PAD                     0      6077               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7991               RISE  1       
o_Segment1_D                              Project_7_Segment_Top      0      7991               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__325/I                                            ClkMux                     0      2073               RISE  1       
I__325/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__274/I                                  Odrv4                      0      2921               FALL  1       
I__274/O                                  Odrv4                      372    3293               FALL  1       
I__275/I                                  Span4Mux_s2_v              0      3293               FALL  1       
I__275/O                                  Span4Mux_s2_v              252    3546               FALL  1       
I__276/I                                  LocalMux                   0      3546               FALL  1       
I__276/O                                  LocalMux                   309    3854               FALL  1       
I__277/I                                  IoInMux                    0      3854               FALL  1       
I__277/O                                  IoInMux                    217    4072               FALL  1       
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
o_Segment1_E_obuf_iopad/DIN               IO_PAD                     0      6077               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7991               RISE  1       
o_Segment1_E                              Project_7_Segment_Top      0      7991               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__323/I                                            ClkMux                     0      2073               RISE  1       
I__323/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__99/I                                   LocalMux                   0      2921               FALL  1       
I__99/O                                   LocalMux                   309    3230               FALL  1       
I__100/I                                  IoInMux                    0      3230               FALL  1       
I__100/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_F_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_F                              Project_7_Segment_Top      0      7367               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__323/I                                            ClkMux                     0      2073               RISE  1       
I__323/O                                            ClkMux                     309    2381               RISE  1       
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__101/I                                  LocalMux                   0      2921               FALL  1       
I__101/O                                  LocalMux                   309    3230               FALL  1       
I__102/I                                  IoInMux                    0      3230               FALL  1       
I__102/O                                  IoInMux                    217    3447               FALL  1       
o_Segment1_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_G_obuf_iopad/DIN               IO_PAD                     0      5453               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7367               RISE  1       
o_Segment1_G                              Project_7_Segment_Top      0      7367               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__326/I                                            ClkMux                     0      2073               RISE  1       
I__326/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__97/I                                     LocalMux                   0      2921               FALL  1       
I__97/O                                     LocalMux                   309    3230               FALL  1       
I__98/I                                     IoInMux                    0      3230               FALL  1       
I__98/O                                     IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN                 IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out      IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                                Project_7_Segment_Top      0      7367               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__418/I                                 LocalMux                   0      2921               FALL  1       
I__418/O                                 LocalMux                   309    3230               FALL  1       
I__419/I                                 IoInMux                    0      3230               FALL  1       
I__419/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                             Project_7_Segment_Top      0      7367               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__420/I                                 LocalMux                   0      2921               FALL  1       
I__420/O                                 LocalMux                   309    3230               FALL  1       
I__421/I                                 IoInMux                    0      3230               FALL  1       
I__421/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_C                             Project_7_Segment_Top      0      7367               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__328/I                                 Odrv4                      0      2921               FALL  1       
I__328/O                                 Odrv4                      372    3293               FALL  1       
I__329/I                                 IoSpan4Mux                 0      3293               FALL  1       
I__329/O                                 IoSpan4Mux                 323    3616               FALL  1       
I__330/I                                 LocalMux                   0      3616               FALL  1       
I__330/O                                 LocalMux                   309    3924               FALL  1       
I__331/I                                 IoInMux                    0      3924               FALL  1       
I__331/O                                 IoInMux                    217    4142               FALL  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      6148               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8062               RISE  1       
o_Segment2_D                             Project_7_Segment_Top      0      8062               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__414/I                                 Odrv4                      0      2921               FALL  1       
I__414/O                                 Odrv4                      372    3293               FALL  1       
I__415/I                                 IoSpan4Mux                 0      3293               FALL  1       
I__415/O                                 IoSpan4Mux                 323    3616               FALL  1       
I__416/I                                 LocalMux                   0      3616               FALL  1       
I__416/O                                 LocalMux                   309    3924               FALL  1       
I__417/I                                 IoInMux                    0      3924               FALL  1       
I__417/O                                 IoInMux                    217    4142               FALL  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      6148               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8062               RISE  1       
o_Segment2_E                             Project_7_Segment_Top      0      8062               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__319/I                                            ClkMux                     0      2073               RISE  1       
I__319/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__107/I                                 LocalMux                   0      2921               FALL  1       
I__107/O                                 LocalMux                   309    3230               FALL  1       
I__108/I                                 IoInMux                    0      3230               FALL  1       
I__108/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_F                             Project_7_Segment_Top      0      7367               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__313/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__313/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__314/I                                            GlobalMux                  0      1918               RISE  1       
I__314/O                                            GlobalMux                  154    2073               RISE  1       
I__327/I                                            ClkMux                     0      2073               RISE  1       
I__327/O                                            ClkMux                     309    2381               RISE  1       
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__410/I                                 Odrv4                      0      2921               FALL  1       
I__410/O                                 Odrv4                      372    3293               FALL  1       
I__411/I                                 IoSpan4Mux                 0      3293               FALL  1       
I__411/O                                 IoSpan4Mux                 323    3616               FALL  1       
I__412/I                                 LocalMux                   0      3616               FALL  1       
I__412/O                                 LocalMux                   309    3924               FALL  1       
I__413/I                                 IoInMux                    0      3924               FALL  1       
I__413/O                                 IoInMux                    217    4142               FALL  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      6148               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8062               RISE  1       
o_Segment2_G                             Project_7_Segment_Top      0      8062               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__264/I                                                          SRMux                          0              6912  34803  RISE       1
I__264/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__264/I                                                          SRMux                          0              6912  34803  RISE       1
I__264/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__265/I                                                          SRMux                          0              6912  34803  RISE       1
I__265/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__266/I                                                          SRMux                          0              6912  34803  RISE       1
I__266/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__232/I                                                          Odrv4                          0              2921  34803  RISE       1
I__232/O                                                          Odrv4                        351              3272  34803  RISE       1
I__235/I                                                          LocalMux                       0              3272  34803  RISE       1
I__235/O                                                          LocalMux                     330              3602  34803  RISE       1
I__238/I                                                          InMux                          0              3602  34803  RISE       1
I__238/O                                                          InMux                        259              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/in0             LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNI06FE1_10_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__93/I                                                           LocalMux                       0              4310  34803  RISE       1
I__93/O                                                           LocalMux                     330              4640  34803  RISE       1
I__94/I                                                           InMux                          0              4640  34803  RISE       1
I__94/O                                                           InMux                        259              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Switch_Inst.r_Count_RNIF5ES3_12_LC_1_9_6/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__92/I                                                           CascadeMux                     0              5173  34803  FALL       1
I__92/O                                                           CascadeMux                     0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__90/I                                                           LocalMux                       0              5551  34803  RISE       1
I__90/O                                                           LocalMux                     330              5881  34803  RISE       1
I__91/I                                                           IoInMux                        0              5881  34803  RISE       1
I__91/O                                                           IoInMux                      259              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__262/I                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__262/O                                                          gio2CtrlBuf                    0              6758  34803  RISE       1
I__263/I                                                          GlobalMux                      0              6758  34803  RISE       1
I__263/O                                                          GlobalMux                    154              6912  34803  RISE       1
I__267/I                                                          SRMux                          0              6912  34803  RISE       1
I__267/O                                                          SRMux                        463              7375  34803  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_3_LC_2_13_4/in2
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 35547p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__287/I                             LocalMux                       0              3959  35546  RISE       1
I__287/O                             LocalMux                     330              4289  35546  RISE       1
I__290/I                             InMux                          0              4289  35546  RISE       1
I__290/O                             InMux                        259              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/in3    LogicCell40_SEQ_MODE_0000      0              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864  35546  RISE       2
I__308/I                             LocalMux                       0              4864  35546  RISE       1
I__308/O                             LocalMux                     330              5194  35546  RISE       1
I__310/I                             InMux                          0              5194  35546  RISE       1
I__310/O                             InMux                        259              5453  35546  RISE       1
I__312/I                             CascadeMux                     0              5453  35546  RISE       1
I__312/O                             CascadeMux                     0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    231              5685  35546  RISE       2
r2_Count_1_LC_2_13_1/carryin         LogicCell40_SEQ_MODE_1000      0              5685  35546  RISE       1
r2_Count_1_LC_2_13_1/carryout        LogicCell40_SEQ_MODE_1000    126              5811  35546  RISE       2
r2_Count_2_LC_2_13_2/carryin         LogicCell40_SEQ_MODE_1000      0              5811  35546  RISE       1
r2_Count_2_LC_2_13_2/carryout        LogicCell40_SEQ_MODE_1000    126              5937  35546  RISE       1
I__305/I                             InMux                          0              5937  35546  RISE       1
I__305/O                             InMux                        259              6197  35546  RISE       1
r2_Count_RNO_0_3_LC_2_13_3/in3       LogicCell40_SEQ_MODE_0000      0              6197  35546  RISE       1
r2_Count_RNO_0_3_LC_2_13_3/ltout     LogicCell40_SEQ_MODE_0000    267              6463  35546  RISE       1
I__304/I                             CascadeMux                     0              6463  35546  RISE       1
I__304/O                             CascadeMux                     0              6463  35546  RISE       1
r2_Count_3_LC_2_13_4/in2             LogicCell40_SEQ_MODE_1000      0              6463  35546  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_0_LC_2_13_7/in1
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 35624p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__287/I                             LocalMux                       0              3959  35546  RISE       1
I__287/O                             LocalMux                     330              4289  35546  RISE       1
I__290/I                             InMux                          0              4289  35546  RISE       1
I__290/O                             InMux                        259              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/in3    LogicCell40_SEQ_MODE_0000      0              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864  35546  RISE       2
I__309/I                             LocalMux                       0              4864  35624  RISE       1
I__309/O                             LocalMux                     330              5194  35624  RISE       1
I__311/I                             InMux                          0              5194  35624  RISE       1
I__311/O                             InMux                        259              5453  35624  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/in3       LogicCell40_SEQ_MODE_0000      0              5453  35624  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_0000    316              5769  35624  RISE       1
I__294/I                             LocalMux                       0              5769  35624  RISE       1
I__294/O                             LocalMux                     330              6098  35624  RISE       1
I__295/I                             InMux                          0              6098  35624  RISE       1
I__295/O                             InMux                        259              6358  35624  RISE       1
r2_Count_0_LC_2_13_7/in1             LogicCell40_SEQ_MODE_1000      0              6358  35624  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin                            ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout                           ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__273/I                                                  InMux                          0              6056  35792  RISE       1
I__273/O                                                  InMux                        259              6316  35792  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in3             LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_2_LC_2_13_2/in3
Capture Clock    : r2_Count_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 36038p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__287/I                             LocalMux                       0              3959  35546  RISE       1
I__287/O                             LocalMux                     330              4289  35546  RISE       1
I__290/I                             InMux                          0              4289  35546  RISE       1
I__290/O                             InMux                        259              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/in3    LogicCell40_SEQ_MODE_0000      0              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864  35546  RISE       2
I__308/I                             LocalMux                       0              4864  35546  RISE       1
I__308/O                             LocalMux                     330              5194  35546  RISE       1
I__310/I                             InMux                          0              5194  35546  RISE       1
I__310/O                             InMux                        259              5453  35546  RISE       1
I__312/I                             CascadeMux                     0              5453  35546  RISE       1
I__312/O                             CascadeMux                     0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    231              5685  35546  RISE       2
r2_Count_1_LC_2_13_1/carryin         LogicCell40_SEQ_MODE_1000      0              5685  35546  RISE       1
r2_Count_1_LC_2_13_1/carryout        LogicCell40_SEQ_MODE_1000    126              5811  35546  RISE       2
I__306/I                             InMux                          0              5811  36037  RISE       1
I__306/O                             InMux                        259              6070  36037  RISE       1
r2_Count_2_LC_2_13_2/in3             LogicCell40_SEQ_MODE_1000      0              6070  36037  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__186/I                                                  InMux                          0              5734  36115  RISE       1
I__186/O                                                  InMux                        259              5993  36115  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in3             LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_1_LC_2_13_1/in3
Capture Clock    : r2_Count_1_LC_2_13_1/clk
Setup Constraint : 40000p
Path slack       : 36164p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__287/I                             LocalMux                       0              3959  35546  RISE       1
I__287/O                             LocalMux                     330              4289  35546  RISE       1
I__290/I                             InMux                          0              4289  35546  RISE       1
I__290/O                             InMux                        259              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/in3    LogicCell40_SEQ_MODE_0000      0              4548  35546  RISE       1
r_Switch_1_RNIE84J2_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864  35546  RISE       2
I__308/I                             LocalMux                       0              4864  35546  RISE       1
I__308/O                             LocalMux                     330              5194  35546  RISE       1
I__310/I                             InMux                          0              5194  35546  RISE       1
I__310/O                             InMux                        259              5453  35546  RISE       1
I__312/I                             CascadeMux                     0              5453  35546  RISE       1
I__312/O                             CascadeMux                     0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0              5453  35546  RISE       1
r2_Count_RNO_0_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    231              5685  35546  RISE       2
I__307/I                             InMux                          0              5685  36164  RISE       1
I__307/O                             InMux                        259              5944  36164  RISE       1
r2_Count_1_LC_2_13_1/in3             LogicCell40_SEQ_MODE_1000      0              5944  36164  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__193/I                                                  InMux                          0              5608  36241  RISE       1
I__193/O                                                  InMux                        259              5867  36241  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in3             LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__201/I                                                  InMux                          0              5481  36367  RISE       1
I__201/O                                                  InMux                        259              5741  36367  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in3             LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__208/I                                                  InMux                          0              5355  36493  RISE       1
I__208/O                                                  InMux                        259              5615  36493  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in3             LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in3
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 36571p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921  35624  RISE       3
I__188/I                                            LocalMux                       0              2921  36570  RISE       1
I__188/O                                            LocalMux                     330              3251  36570  RISE       1
I__191/I                                            InMux                          0              3251  36570  RISE       1
I__191/O                                            InMux                        259              3510  36570  RISE       1
Debounce_Switch_Inst.r_State_RNO_5_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510  36570  RISE       1
Debounce_Switch_Inst.r_State_RNO_5_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36570  RISE       1
I__109/I                                            LocalMux                       0              3959  36570  RISE       1
I__109/O                                            LocalMux                     330              4289  36570  RISE       1
I__110/I                                            InMux                          0              4289  36570  RISE       1
I__110/O                                            InMux                        259              4548  36570  RISE       1
Debounce_Switch_Inst.r_State_RNO_1_LC_1_9_2/in1     LogicCell40_SEQ_MODE_0000      0              4548  36570  RISE       1
Debounce_Switch_Inst.r_State_RNO_1_LC_1_9_2/lcout   LogicCell40_SEQ_MODE_0000    400              4948  36570  RISE       1
I__111/I                                            LocalMux                       0              4948  36570  RISE       1
I__111/O                                            LocalMux                     330              5278  36570  RISE       1
I__112/I                                            InMux                          0              5278  36570  RISE       1
I__112/O                                            InMux                        259              5537  36570  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in3          LogicCell40_SEQ_MODE_1000      0              5537  36570  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__216/I                                                  InMux                          0              5229  36620  RISE       1
I__216/O                                                  InMux                        259              5488  36620  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in3             LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__224/I                                                  InMux                          0              5103  36746  RISE       1
I__224/O                                                  InMux                        259              5362  36746  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in3             LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__231/I                                                  InMux                          0              4976  36872  RISE       1
I__231/O                                                  InMux                        259              5236  36872  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                            ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                           ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__239/I                                                  InMux                          0              4850  36998  RISE       1
I__239/O                                                  InMux                        259              5110  36998  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r1_Count_1_LC_2_12_0/in0
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 37145p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout            LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       5
I__297/I                                      LocalMux                       0              4177  37146  RISE       1
I__297/O                                      LocalMux                     330              4506  37146  RISE       1
I__300/I                                      InMux                          0              4506  37146  RISE       1
I__300/O                                      InMux                        259              4766  37146  RISE       1
r1_Count_1_LC_2_12_0/in0                      LogicCell40_SEQ_MODE_1000      0              4766  37146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r2_Count_0_LC_2_13_7/in0
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 37145p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout            LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       5
I__298/I                                      LocalMux                       0              4177  37146  RISE       1
I__298/O                                      LocalMux                     330              4506  37146  RISE       1
I__302/I                                      InMux                          0              4506  37146  RISE       1
I__302/O                                      InMux                        259              4766  37146  RISE       1
r2_Count_0_LC_2_13_7/in0                      LogicCell40_SEQ_MODE_1000      0              4766  37146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in2
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 37181p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921  35560  RISE       3
I__202/I                                            LocalMux                       0              2921  35560  RISE       1
I__202/O                                            LocalMux                     330              3251  35560  RISE       1
I__205/I                                            InMux                          0              3251  37181  RISE       1
I__205/O                                            InMux                        259              3510  37181  RISE       1
Debounce_Switch_Inst.r_State_RNO_2_LC_1_10_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  37181  RISE       1
Debounce_Switch_Inst.r_State_RNO_2_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37181  RISE       1
I__86/I                                             LocalMux                       0              3910  37181  RISE       1
I__86/O                                             LocalMux                     330              4240  37181  RISE       1
I__87/I                                             InMux                          0              4240  37181  RISE       1
I__87/O                                             InMux                        259              4499  37181  RISE       1
Debounce_Switch_Inst.r_State_RNO_0_LC_1_10_5/in1    LogicCell40_SEQ_MODE_0000      0              4499  37181  RISE       1
Debounce_Switch_Inst.r_State_RNO_0_LC_1_10_5/ltout  LogicCell40_SEQ_MODE_0000    379              4878  37181  FALL       1
I__113/I                                            CascadeMux                     0              4878  37181  FALL       1
I__113/O                                            CascadeMux                     0              4878  37181  FALL       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in2          LogicCell40_SEQ_MODE_1000      0              4878  37181  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r2_Count_3_LC_2_13_4/in3
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37209p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__349/I                            LocalMux                       0              2921  36136  RISE       1
I__349/O                            LocalMux                     330              3251  36136  RISE       1
I__353/I                            InMux                          0              3251  36136  RISE       1
I__353/O                            InMux                        259              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37209  RISE       4
I__280/I                            Odrv4                          0              3959  37209  RISE       1
I__280/O                            Odrv4                        351              4310  37209  RISE       1
I__284/I                            LocalMux                       0              4310  37209  RISE       1
I__284/O                            LocalMux                     330              4640  37209  RISE       1
I__286/I                            InMux                          0              4640  37209  RISE       1
I__286/O                            InMux                        259              4899  37209  RISE       1
r2_Count_3_LC_2_13_4/in3            LogicCell40_SEQ_MODE_1000      0              4899  37209  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r1_Count_0_LC_2_13_5/in1
Capture Clock    : r1_Count_0_LC_2_13_5/clk
Setup Constraint : 40000p
Path slack       : 37216p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout            LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       5
I__296/I                                      LocalMux                       0              4177  37216  RISE       1
I__296/O                                      LocalMux                     330              4506  37216  RISE       1
I__299/I                                      InMux                          0              4506  37216  RISE       1
I__299/O                                      InMux                        259              4766  37216  RISE       1
r1_Count_0_LC_2_13_5/in1                      LogicCell40_SEQ_MODE_1000      0              4766  37216  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r2_Count_3_LC_2_13_4/in1
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37216p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout            LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       5
I__298/I                                      LocalMux                       0              4177  37146  RISE       1
I__298/O                                      LocalMux                     330              4506  37146  RISE       1
I__303/I                                      InMux                          0              4506  37216  RISE       1
I__303/O                                      InMux                        259              4766  37216  RISE       1
r2_Count_3_LC_2_13_4/in1                      LogicCell40_SEQ_MODE_1000      0              4766  37216  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__122/I                                                  InMux                          0              4527  37321  RISE       1
I__122/O                                                  InMux                        259              4787  37321  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in3               LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r1_Count_3_LC_2_12_7/in3
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 37342p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout            LogicCell40_SEQ_MODE_0000    316              4177  37146  RISE       5
I__297/I                                      LocalMux                       0              4177  37146  RISE       1
I__297/O                                      LocalMux                     330              4506  37146  RISE       1
I__301/I                                      InMux                          0              4506  37342  RISE       1
I__301/O                                      InMux                        259              4766  37342  RISE       1
r1_Count_3_LC_2_12_7/in3                      LogicCell40_SEQ_MODE_1000      0              4766  37342  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_3_LC_2_13_4/in0
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__288/I                             LocalMux                       0              3959  37363  RISE       1
I__288/O                             LocalMux                     330              4289  37363  RISE       1
I__291/I                             InMux                          0              4289  37363  RISE       1
I__291/O                             InMux                        259              4548  37363  RISE       1
r2_Count_3_LC_2_13_4/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_3_LC_2_12_7/in1
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__349/I                            LocalMux                       0              2921  36136  RISE       1
I__349/O                            LocalMux                     330              3251  36136  RISE       1
I__353/I                            InMux                          0              3251  36136  RISE       1
I__353/O                            InMux                        259              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37209  RISE       4
I__278/I                            LocalMux                       0              3959  37433  RISE       1
I__278/O                            LocalMux                     330              4289  37433  RISE       1
I__282/I                            InMux                          0              4289  37433  RISE       1
I__282/O                            InMux                        259              4548  37433  RISE       1
r1_Count_3_LC_2_12_7/in1            LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__129/I                                                  InMux                          0              4401  37447  RISE       1
I__129/O                                                  InMux                        259              4661  37447  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in3               LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_1_LC_2_12_0/in2
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__349/I                            LocalMux                       0              2921  36136  RISE       1
I__349/O                            LocalMux                     330              3251  36136  RISE       1
I__353/I                            InMux                          0              3251  36136  RISE       1
I__353/O                            InMux                        259              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37209  RISE       4
I__278/I                            LocalMux                       0              3959  37433  RISE       1
I__278/O                            LocalMux                     330              4289  37433  RISE       1
I__281/I                            InMux                          0              4289  37461  RISE       1
I__281/O                            InMux                        259              4548  37461  RISE       1
I__285/I                            CascadeMux                     0              4548  37461  RISE       1
I__285/O                            CascadeMux                     0              4548  37461  RISE       1
r1_Count_1_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_0_LC_2_13_7/in2
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                             LocalMux                       0              2921  35546  RISE       1
I__477/O                             LocalMux                     330              3251  35546  RISE       1
I__481/I                             InMux                          0              3251  35546  RISE       1
I__481/O                             InMux                        259              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  35546  RISE       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35546  RISE       3
I__289/I                             LocalMux                       0              3959  37461  RISE       1
I__289/O                             LocalMux                     330              4289  37461  RISE       1
I__292/I                             InMux                          0              4289  37461  RISE       1
I__292/O                             InMux                        259              4548  37461  RISE       1
I__293/I                             CascadeMux                     0              4548  37461  RISE       1
I__293/O                             CascadeMux                     0              4548  37461  RISE       1
r2_Count_0_LC_2_13_7/in2             LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in1
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37553p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                                  Odrv12                         0              2921  37552  RISE       1
I__335/O                                  Odrv12                       491              3412  37552  RISE       1
I__341/I                                  Sp12to4                        0              3412  37552  RISE       1
I__341/O                                  Sp12to4                      428              3840  37552  RISE       1
I__347/I                                  LocalMux                       0              3840  37552  RISE       1
I__347/O                                  LocalMux                     330              4170  37552  RISE       1
I__348/I                                  InMux                          0              4170  37552  RISE       1
I__348/O                                  InMux                        259              4429  37552  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4429  37552  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r2_Count_0_LC_2_13_7/in3
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__349/I                            LocalMux                       0              2921  36136  RISE       1
I__349/O                            LocalMux                     330              3251  36136  RISE       1
I__353/I                            InMux                          0              3251  36136  RISE       1
I__353/O                            InMux                        259              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  36136  RISE       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37209  RISE       4
I__279/I                            LocalMux                       0              3959  37559  RISE       1
I__279/O                            LocalMux                     330              4289  37559  RISE       1
I__283/I                            InMux                          0              4289  37559  RISE       1
I__283/O                            InMux                        259              4548  37559  RISE       1
r2_Count_0_LC_2_13_7/in3            LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__138/I                                                  InMux                          0              4275  37573  RISE       1
I__138/O                                                  InMux                        259              4534  37573  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__145/I                                                  InMux                          0              4149  37700  RISE       1
I__145/O                                                  InMux                        259              4408  37700  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__152/I                                                  InMux                          0              4022  37826  RISE       1
I__152/O                                                  InMux                        259              4282  37826  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in1
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 37868p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                               Odrv4                          0              2921  37868  RISE       1
I__371/O                               Odrv4                        351              3272  37868  RISE       1
I__375/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__380/I                               LocalMux                       0              3525  37868  RISE       1
I__380/O                               LocalMux                     330              3854  37868  RISE       1
I__383/I                               InMux                          0              3854  37868  RISE       1
I__383/O                               InMux                        259              4114  37868  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in1  LogicCell40_SEQ_MODE_1000      0              4114  37868  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in1
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 37868p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                               Odrv4                          0              2921  37868  RISE       1
I__350/O                               Odrv4                        351              3272  37868  RISE       1
I__355/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__361/I                               LocalMux                       0              3525  37868  RISE       1
I__361/O                               LocalMux                     330              3854  37868  RISE       1
I__363/I                               InMux                          0              3854  37868  RISE       1
I__363/O                               InMux                        259              4114  37868  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              4114  37868  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in1
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 37868p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                               Odrv4                          0              2921  37868  RISE       1
I__350/O                               Odrv4                        351              3272  37868  RISE       1
I__355/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__361/I                               LocalMux                       0              3525  37868  RISE       1
I__361/O                               LocalMux                     330              3854  37868  RISE       1
I__364/I                               InMux                          0              3854  37868  RISE       1
I__364/O                               InMux                        259              4114  37868  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4114  37868  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in1
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 37868p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                               Odrv4                          0              2921  37868  RISE       1
I__350/O                               Odrv4                        351              3272  37868  RISE       1
I__355/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__361/I                               LocalMux                       0              3525  37868  RISE       1
I__361/O                               LocalMux                     330              3854  37868  RISE       1
I__365/I                               InMux                          0              3854  37868  RISE       1
I__365/O                               InMux                        259              4114  37868  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              4114  37868  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in1
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 37868p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                               Odrv4                          0              2921  37868  RISE       1
I__371/O                               Odrv4                        351              3272  37868  RISE       1
I__375/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__380/I                               LocalMux                       0              3525  37868  RISE       1
I__380/O                               LocalMux                     330              3854  37868  RISE       1
I__384/I                               InMux                          0              3854  37868  RISE       1
I__384/O                               InMux                        259              4114  37868  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              4114  37868  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r1_Count_2_LC_2_12_2/in2
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Setup Constraint : 40000p
Path slack       : 37882p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__256/I                                      InMux                          0              3602  37146  RISE       1
I__256/O                                      InMux                        259              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/in3              LogicCell40_SEQ_MODE_0000      0              3861  37146  RISE       1
r_Switch_1_RNI63TI_LC_2_12_1/ltout            LogicCell40_SEQ_MODE_0000    267              4128  37882  RISE       1
I__261/I                                      CascadeMux                     0              4128  37882  RISE       1
I__261/O                                      CascadeMux                     0              4128  37882  RISE       1
r1_Count_2_LC_2_12_2/in2                      LogicCell40_SEQ_MODE_1000      0              4128  37882  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in2
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                               Odrv4                          0              2921  37868  RISE       1
I__350/O                               Odrv4                        351              3272  37868  RISE       1
I__355/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__361/I                               LocalMux                       0              3525  37868  RISE       1
I__361/O                               LocalMux                     330              3854  37868  RISE       1
I__366/I                               InMux                          0              3854  37896  RISE       1
I__366/O                               InMux                        259              4114  37896  RISE       1
I__368/I                               CascadeMux                     0              4114  37896  RISE       1
I__368/O                               CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in2
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                               Odrv4                          0              2921  37868  RISE       1
I__350/O                               Odrv4                        351              3272  37868  RISE       1
I__355/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__361/I                               LocalMux                       0              3525  37868  RISE       1
I__361/O                               LocalMux                     330              3854  37868  RISE       1
I__367/I                               InMux                          0              3854  37896  RISE       1
I__367/O                               InMux                        259              4114  37896  RISE       1
I__369/I                               CascadeMux                     0              4114  37896  RISE       1
I__369/O                               CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in2
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout                LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                                  Odrv4                          0              2921  37868  RISE       1
I__371/O                                  Odrv4                        351              3272  37868  RISE       1
I__375/I                                  Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                                  Span4Mux_s2_v                252              3525  37868  RISE       1
I__379/I                                  LocalMux                       0              3525  37896  RISE       1
I__379/O                                  LocalMux                     330              3854  37896  RISE       1
I__382/I                                  InMux                          0              3854  37896  RISE       1
I__382/O                                  InMux                        259              4114  37896  RISE       1
I__388/I                                  CascadeMux                     0              4114  37896  RISE       1
I__388/O                                  CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in2
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                               Odrv4                          0              2921  37868  RISE       1
I__371/O                               Odrv4                        351              3272  37868  RISE       1
I__375/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__380/I                               LocalMux                       0              3525  37868  RISE       1
I__380/O                               LocalMux                     330              3854  37868  RISE       1
I__385/I                               InMux                          0              3854  37896  RISE       1
I__385/O                               InMux                        259              4114  37896  RISE       1
I__389/I                               CascadeMux                     0              4114  37896  RISE       1
I__389/O                               CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in2
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                               Odrv4                          0              2921  37868  RISE       1
I__371/O                               Odrv4                        351              3272  37868  RISE       1
I__375/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__380/I                               LocalMux                       0              3525  37868  RISE       1
I__380/O                               LocalMux                     330              3854  37868  RISE       1
I__386/I                               InMux                          0              3854  37896  RISE       1
I__386/O                               InMux                        259              4114  37896  RISE       1
I__390/I                               CascadeMux                     0              4114  37896  RISE       1
I__390/O                               CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in2
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__371/I                               Odrv4                          0              2921  37868  RISE       1
I__371/O                               Odrv4                        351              3272  37868  RISE       1
I__375/I                               Span4Mux_s2_v                  0              3272  37868  RISE       1
I__375/O                               Span4Mux_s2_v                252              3525  37868  RISE       1
I__380/I                               LocalMux                       0              3525  37868  RISE       1
I__380/O                               LocalMux                     330              3854  37868  RISE       1
I__387/I                               InMux                          0              3854  37896  RISE       1
I__387/O                               InMux                        259              4114  37896  RISE       1
I__391/I                               CascadeMux                     0              4114  37896  RISE       1
I__391/O                               CascadeMux                     0              4114  37896  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              4114  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in0
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                               Odrv12                         0              2921  37552  RISE       1
I__335/O                               Odrv12                       491              3412  37552  RISE       1
I__340/I                               LocalMux                       0              3412  37910  RISE       1
I__340/O                               LocalMux                     330              3742  37910  RISE       1
I__342/I                               InMux                          0              3742  37910  RISE       1
I__342/O                               InMux                        259              4001  37910  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in0
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                               Odrv12                         0              2921  37552  RISE       1
I__335/O                               Odrv12                       491              3412  37552  RISE       1
I__340/I                               LocalMux                       0              3412  37910  RISE       1
I__340/O                               LocalMux                     330              3742  37910  RISE       1
I__343/I                               InMux                          0              3742  37910  RISE       1
I__343/O                               InMux                        259              4001  37910  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in0
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                               Odrv12                         0              2921  37552  RISE       1
I__335/O                               Odrv12                       491              3412  37552  RISE       1
I__340/I                               LocalMux                       0              3412  37910  RISE       1
I__340/O                               LocalMux                     330              3742  37910  RISE       1
I__345/I                               InMux                          0              3742  37910  RISE       1
I__345/O                               InMux                        259              4001  37910  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__159/I                                                  InMux                          0              3896  37952  RISE       1
I__159/O                                                  InMux                        259              4156  37952  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in3
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37994p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout                LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__350/I                                  Odrv4                          0              2921  37868  RISE       1
I__350/O                                  Odrv4                        351              3272  37868  RISE       1
I__355/I                                  Span4Mux_s2_v                  0              3272  37868  RISE       1
I__355/O                                  Span4Mux_s2_v                252              3525  37868  RISE       1
I__360/I                                  LocalMux                       0              3525  37994  RISE       1
I__360/O                                  LocalMux                     330              3854  37994  RISE       1
I__362/I                                  InMux                          0              3854  37994  RISE       1
I__362/O                                  InMux                        259              4114  37994  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              4114  37994  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in0
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                               Odrv4                          0              2921  38050  RISE       1
I__393/O                               Odrv4                        351              3272  38050  RISE       1
I__400/I                               LocalMux                       0              3272  38050  RISE       1
I__400/O                               LocalMux                     330              3602  38050  RISE       1
I__404/I                               InMux                          0              3602  38050  RISE       1
I__404/O                               InMux                        259              3861  38050  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in0
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout                LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                                  Odrv4                          0              2921  38050  RISE       1
I__393/O                                  Odrv4                        351              3272  38050  RISE       1
I__401/I                                  LocalMux                       0              3272  38050  RISE       1
I__401/O                                  LocalMux                     330              3602  38050  RISE       1
I__409/I                                  InMux                          0              3602  38050  RISE       1
I__409/O                                  InMux                        259              3861  38050  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in0
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                               Odrv4                          0              2921  38050  RISE       1
I__393/O                               Odrv4                        351              3272  38050  RISE       1
I__400/I                               LocalMux                       0              3272  38050  RISE       1
I__400/O                               LocalMux                     330              3602  38050  RISE       1
I__405/I                               InMux                          0              3602  38050  RISE       1
I__405/O                               InMux                        259              3861  38050  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__178/I                                                  LocalMux                       0              2921  35792  RISE       1
I__178/O                                                  LocalMux                     330              3251  35792  RISE       1
I__181/I                                                  InMux                          0              3251  35792  RISE       1
I__181/O                                                  InMux                        259              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__165/I                                                  InMux                          0              3770  38078  RISE       1
I__165/O                                                  InMux                        259              4029  38078  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in3
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                               Odrv12                         0              2921  37552  RISE       1
I__335/O                               Odrv12                       491              3412  37552  RISE       1
I__340/I                               LocalMux                       0              3412  37910  RISE       1
I__340/O                               LocalMux                     330              3742  37910  RISE       1
I__344/I                               InMux                          0              3742  38106  RISE       1
I__344/O                               InMux                        259              4001  38106  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in3
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__335/I                               Odrv12                         0              2921  37552  RISE       1
I__335/O                               Odrv12                       491              3412  37552  RISE       1
I__340/I                               LocalMux                       0              3412  37910  RISE       1
I__340/O                               LocalMux                     330              3742  37910  RISE       1
I__346/I                               InMux                          0              3742  38106  RISE       1
I__346/O                               InMux                        259              4001  38106  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35427  RISE       3
I__130/I                                       Odrv4                          0              2921  35427  RISE       1
I__130/O                                       Odrv4                        351              3272  35427  RISE       1
I__133/I                                       LocalMux                       0              3272  36199  RISE       1
I__133/O                                       LocalMux                     330              3602  36199  RISE       1
I__136/I                                       InMux                          0              3602  36199  RISE       1
I__136/O                                       InMux                        259              3861  36199  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r1_Count_3_LC_2_12_7/in2
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__333/I                          LocalMux                       0              2921  38134  RISE       1
I__333/O                          LocalMux                     330              3251  38134  RISE       1
I__337/I                          InMux                          0              3251  38134  RISE       1
I__337/O                          InMux                        259              3510  38134  RISE       1
r1_Count_RNO_0_3_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
r1_Count_RNO_0_3_LC_2_12_6/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__247/I                          CascadeMux                     0              3875  38134  RISE       1
I__247/O                          CascadeMux                     0              3875  38134  RISE       1
r1_Count_3_LC_2_12_7/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r_Switch_1_LC_2_12_3/in3
Capture Clock    : r_Switch_1_LC_2_12_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__249/I                                      Odrv4                          0              2921  36150  RISE       1
I__249/O                                      Odrv4                        351              3272  36150  RISE       1
I__252/I                                      LocalMux                       0              3272  36150  RISE       1
I__252/O                                      LocalMux                     330              3602  36150  RISE       1
I__257/I                                      InMux                          0              3602  38247  RISE       1
I__257/O                                      InMux                        259              3861  38247  RISE       1
r_Switch_1_LC_2_12_3/in3                      LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in3
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                               Odrv4                          0              2921  38050  RISE       1
I__393/O                               Odrv4                        351              3272  38050  RISE       1
I__400/I                               LocalMux                       0              3272  38050  RISE       1
I__400/O                               LocalMux                     330              3602  38050  RISE       1
I__406/I                               InMux                          0              3602  38247  RISE       1
I__406/O                               InMux                        259              3861  38247  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in3
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                               Odrv4                          0              2921  38050  RISE       1
I__393/O                               Odrv4                        351              3272  38050  RISE       1
I__400/I                               LocalMux                       0              3272  38050  RISE       1
I__400/O                               LocalMux                     330              3602  38050  RISE       1
I__407/I                               InMux                          0              3602  38247  RISE       1
I__407/O                               InMux                        259              3861  38247  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in3
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__393/I                               Odrv4                          0              2921  38050  RISE       1
I__393/O                               Odrv4                        351              3272  38050  RISE       1
I__400/I                               LocalMux                       0              3272  38050  RISE       1
I__400/O                               LocalMux                     330              3602  38050  RISE       1
I__408/I                               InMux                          0              3602  38247  RISE       1
I__408/O                               InMux                        259              3861  38247  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__428/I                                LocalMux                       0              2921  38401  RISE       1
I__428/O                                LocalMux                     330              3251  38401  RISE       1
I__436/I                                InMux                          0              3251  38401  RISE       1
I__436/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in0
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__180/I                                       LocalMux                       0              2921  38401  RISE       1
I__180/O                                       LocalMux                     330              3251  38401  RISE       1
I__184/I                                       InMux                          0              3251  38401  RISE       1
I__184/O                                       InMux                        259              3510  38401  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in0
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       5
I__251/I                                      LocalMux                       0              2921  38401  RISE       1
I__251/O                                      LocalMux                     330              3251  38401  RISE       1
I__254/I                                      InMux                          0              3251  38401  RISE       1
I__254/O                                      InMux                        259              3510  38401  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in0
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__334/I                               LocalMux                       0              2921  38401  RISE       1
I__334/O                               LocalMux                     330              3251  38401  RISE       1
I__339/I                               InMux                          0              3251  38401  RISE       1
I__339/O                               InMux                        259              3510  38401  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r1_Count_2_LC_2_12_2/in0
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE      10
I__333/I                    LocalMux                       0              2921  38134  RISE       1
I__333/O                    LocalMux                     330              3251  38134  RISE       1
I__338/I                    InMux                          0              3251  38401  RISE       1
I__338/O                    InMux                        259              3510  38401  RISE       1
r1_Count_2_LC_2_12_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : r1_Count_3_LC_2_12_7/in0
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__372/I                    LocalMux                       0              2921  38401  RISE       1
I__372/O                    LocalMux                     330              3251  38401  RISE       1
I__376/I                    InMux                          0              3251  38401  RISE       1
I__376/O                    InMux                        259              3510  38401  RISE       1
r1_Count_3_LC_2_12_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__429/I                                LocalMux                       0              2921  38401  RISE       1
I__429/O                                LocalMux                     330              3251  38401  RISE       1
I__438/I                                InMux                          0              3251  38401  RISE       1
I__438/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__478/I                                LocalMux                       0              2921  38401  RISE       1
I__478/O                                LocalMux                     330              3251  38401  RISE       1
I__483/I                                InMux                          0              3251  38401  RISE       1
I__483/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__479/I                                LocalMux                       0              2921  38401  RISE       1
I__479/O                                LocalMux                     330              3251  38401  RISE       1
I__485/I                                InMux                          0              3251  38401  RISE       1
I__485/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__480/I                                LocalMux                       0              2921  38401  RISE       1
I__480/O                                LocalMux                     330              3251  38401  RISE       1
I__488/I                                InMux                          0              3251  38401  RISE       1
I__488/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__478/I                                LocalMux                       0              2921  38401  RISE       1
I__478/O                                LocalMux                     330              3251  38401  RISE       1
I__484/I                                InMux                          0              3251  38401  RISE       1
I__484/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__479/I                                LocalMux                       0              2921  38401  RISE       1
I__479/O                                LocalMux                     330              3251  38401  RISE       1
I__486/I                                InMux                          0              3251  38401  RISE       1
I__486/O                                InMux                        259              3510  38401  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : r2_Count_1_LC_2_13_1/in1
Capture Clock    : r2_Count_1_LC_2_13_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__461/I                    LocalMux                       0              2921  35617  RISE       1
I__461/O                    LocalMux                     330              3251  35617  RISE       1
I__468/I                    InMux                          0              3251  37587  RISE       1
I__468/O                    InMux                        259              3510  37587  RISE       1
r2_Count_1_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35490  RISE       3
I__269/I                                         LocalMux                       0              2921  38471  RISE       1
I__269/O                                         LocalMux                     330              3251  38471  RISE       1
I__272/I                                         InMux                          0              3251  38471  RISE       1
I__272/O                                         InMux                        259              3510  38471  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       3
I__196/I                                         LocalMux                       0              2921  37756  RISE       1
I__196/O                                         LocalMux                     330              3251  37756  RISE       1
I__199/I                                         InMux                          0              3251  37756  RISE       1
I__199/O                                         InMux                        259              3510  37756  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36086  RISE       3
I__211/I                                         LocalMux                       0              2921  37503  RISE       1
I__211/O                                         LocalMux                     330              3251  37503  RISE       1
I__214/I                                         InMux                          0              3251  37503  RISE       1
I__214/O                                         InMux                        259              3510  37503  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       3
I__218/I                                         LocalMux                       0              2921  37377  RISE       1
I__218/O                                         LocalMux                     330              3251  37377  RISE       1
I__221/I                                         InMux                          0              3251  37377  RISE       1
I__221/O                                         InMux                        259              3510  37377  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       3
I__226/I                                         LocalMux                       0              2921  37251  RISE       1
I__226/O                                         LocalMux                     330              3251  37251  RISE       1
I__229/I                                         InMux                          0              3251  37251  RISE       1
I__229/O                                         InMux                        259              3510  37251  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35224  RISE       3
I__241/I                                        LocalMux                       0              2921  36998  RISE       1
I__241/O                                        LocalMux                     330              3251  36998  RISE       1
I__244/I                                        InMux                          0              3251  36998  RISE       1
I__244/O                                        InMux                        259              3510  36998  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       3
I__125/I                                       LocalMux                       0              2921  36676  RISE       1
I__125/O                                       LocalMux                     330              3251  36676  RISE       1
I__128/I                                       InMux                          0              3251  36676  RISE       1
I__128/O                                       InMux                        259              3510  36676  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35736  RISE       3
I__140/I                                       LocalMux                       0              2921  36423  RISE       1
I__140/O                                       LocalMux                     330              3251  36423  RISE       1
I__143/I                                       InMux                          0              3251  36423  RISE       1
I__143/O                                       InMux                        259              3510  36423  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__147/I                                       LocalMux                       0              2921  36297  RISE       1
I__147/O                                       LocalMux                     330              3251  36297  RISE       1
I__150/I                                       InMux                          0              3251  36297  RISE       1
I__150/O                                       InMux                        259              3510  36297  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       3
I__155/I                                       LocalMux                       0              2921  36171  RISE       1
I__155/O                                       LocalMux                     330              3251  36171  RISE       1
I__158/I                                       InMux                          0              3251  36171  RISE       1
I__158/O                                       InMux                        259              3510  36171  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__161/I                                       LocalMux                       0              2921  36044  RISE       1
I__161/O                                       LocalMux                     330              3251  36044  RISE       1
I__163/I                                       InMux                          0              3251  36044  RISE       1
I__163/O                                       InMux                        259              3510  36044  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__167/I                                       LocalMux                       0              2921  35918  RISE       1
I__167/O                                       LocalMux                     330              3251  35918  RISE       1
I__169/I                                       InMux                          0              3251  35918  RISE       1
I__169/O                                       InMux                        259              3510  35918  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35624  RISE       3
I__189/I                                         LocalMux                       0              2921  37882  RISE       1
I__189/O                                         LocalMux                     330              3251  37882  RISE       1
I__192/I                                         InMux                          0              3251  37882  RISE       1
I__192/O                                         InMux                        259              3510  37882  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35560  RISE       3
I__203/I                                         LocalMux                       0              2921  37629  RISE       1
I__203/O                                         LocalMux                     330              3251  37629  RISE       1
I__206/I                                         InMux                          0              3251  37629  RISE       1
I__206/O                                         InMux                        259              3510  37629  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__233/I                                         LocalMux                       0              2921  37124  RISE       1
I__233/O                                         LocalMux                     330              3251  37124  RISE       1
I__236/I                                         InMux                          0              3251  37124  RISE       1
I__236/O                                         InMux                        259              3510  37124  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in1
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__351/I                               LocalMux                       0              2921  38471  RISE       1
I__351/O                               LocalMux                     330              3251  38471  RISE       1
I__356/I                               InMux                          0              3251  38471  RISE       1
I__356/O                               InMux                        259              3510  38471  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_2_LC_2_12_2/in1
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__352/I                    LocalMux                       0              2921  38471  RISE       1
I__352/O                    LocalMux                     330              3251  38471  RISE       1
I__357/I                    InMux                          0              3251  38471  RISE       1
I__357/O                    InMux                        259              3510  38471  RISE       1
r1_Count_2_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_1_LC_2_12_0/in1
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36136  RISE      11
I__352/I                    LocalMux                       0              2921  38471  RISE       1
I__352/O                    LocalMux                     330              3251  38471  RISE       1
I__358/I                    InMux                          0              3251  38471  RISE       1
I__358/O                    InMux                        259              3510  38471  RISE       1
r1_Count_1_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__462/I                                LocalMux                       0              2921  38471  RISE       1
I__462/O                                LocalMux                     330              3251  38471  RISE       1
I__469/I                                InMux                          0              3251  38471  RISE       1
I__469/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__463/I                                LocalMux                       0              2921  38471  RISE       1
I__463/O                                LocalMux                     330              3251  38471  RISE       1
I__471/I                                InMux                          0              3251  38471  RISE       1
I__471/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__464/I                                LocalMux                       0              2921  38471  RISE       1
I__464/O                                LocalMux                     330              3251  38471  RISE       1
I__473/I                                InMux                          0              3251  38471  RISE       1
I__473/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__465/I                                LocalMux                       0              2921  38471  RISE       1
I__465/O                                LocalMux                     330              3251  38471  RISE       1
I__474/I                                InMux                          0              3251  38471  RISE       1
I__474/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__466/I                                LocalMux                       0              2921  38471  RISE       1
I__466/O                                LocalMux                     330              3251  38471  RISE       1
I__475/I                                InMux                          0              3251  38471  RISE       1
I__475/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__462/I                                LocalMux                       0              2921  38471  RISE       1
I__462/O                                LocalMux                     330              3251  38471  RISE       1
I__470/I                                InMux                          0              3251  38471  RISE       1
I__470/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       9
I__463/I                                LocalMux                       0              2921  38471  RISE       1
I__463/O                                LocalMux                     330              3251  38471  RISE       1
I__472/I                                InMux                          0              3251  38471  RISE       1
I__472/O                                InMux                        259              3510  38471  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__440/I                                LocalMux                       0              2921  38499  RISE       1
I__440/O                                LocalMux                     330              3251  38499  RISE       1
I__447/I                                InMux                          0              3251  38499  RISE       1
I__447/O                                InMux                        259              3510  38499  RISE       1
I__454/I                                CascadeMux                     0              3510  38499  RISE       1
I__454/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in2
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36178  RISE       9
I__373/I                               LocalMux                       0              2921  38499  RISE       1
I__373/O                               LocalMux                     330              3251  38499  RISE       1
I__377/I                               InMux                          0              3251  38499  RISE       1
I__377/O                               InMux                        259              3510  38499  RISE       1
I__381/I                               CascadeMux                     0              3510  38499  RISE       1
I__381/O                               CascadeMux                     0              3510  38499  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__441/I                                LocalMux                       0              2921  38499  RISE       1
I__441/O                                LocalMux                     330              3251  38499  RISE       1
I__449/I                                InMux                          0              3251  38499  RISE       1
I__449/O                                InMux                        259              3510  38499  RISE       1
I__456/I                                CascadeMux                     0              3510  38499  RISE       1
I__456/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__442/I                                LocalMux                       0              2921  38499  RISE       1
I__442/O                                LocalMux                     330              3251  38499  RISE       1
I__451/I                                InMux                          0              3251  38499  RISE       1
I__451/O                                InMux                        259              3510  38499  RISE       1
I__458/I                                CascadeMux                     0              3510  38499  RISE       1
I__458/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__443/I                                LocalMux                       0              2921  38499  RISE       1
I__443/O                                LocalMux                     330              3251  38499  RISE       1
I__452/I                                InMux                          0              3251  38499  RISE       1
I__452/O                                InMux                        259              3510  38499  RISE       1
I__459/I                                CascadeMux                     0              3510  38499  RISE       1
I__459/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__444/I                                LocalMux                       0              2921  38499  RISE       1
I__444/O                                LocalMux                     330              3251  38499  RISE       1
I__453/I                                InMux                          0              3251  38499  RISE       1
I__453/O                                InMux                        259              3510  38499  RISE       1
I__460/I                                CascadeMux                     0              3510  38499  RISE       1
I__460/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__440/I                                LocalMux                       0              2921  38499  RISE       1
I__440/O                                LocalMux                     330              3251  38499  RISE       1
I__448/I                                InMux                          0              3251  38499  RISE       1
I__448/O                                InMux                        259              3510  38499  RISE       1
I__455/I                                CascadeMux                     0              3510  38499  RISE       1
I__455/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35596  RISE       9
I__441/I                                LocalMux                       0              2921  38499  RISE       1
I__441/O                                LocalMux                     330              3251  38499  RISE       1
I__450/I                                InMux                          0              3251  38499  RISE       1
I__450/O                                InMux                        259              3510  38499  RISE       1
I__457/I                                CascadeMux                     0              3510  38499  RISE       1
I__457/O                                CascadeMux                     0              3510  38499  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_2_LC_2_13_2/in2
Capture Clock    : r2_Count_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__477/I                    LocalMux                       0              2921  35546  RISE       1
I__477/O                    LocalMux                     330              3251  35546  RISE       1
I__482/I                    InMux                          0              3251  37742  RISE       1
I__482/O                    InMux                        259              3510  37742  RISE       1
I__490/I                    CascadeMux                     0              3510  37742  RISE       1
I__490/O                    CascadeMux                     0              3510  37742  RISE       1
r2_Count_2_LC_2_13_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       3
I__173/I                                       LocalMux                       0              2921  38597  RISE       1
I__173/O                                       LocalMux                     330              3251  38597  RISE       1
I__176/I                                       InMux                          0              3251  38597  RISE       1
I__176/O                                       InMux                        259              3510  38597  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__180/I                                       LocalMux                       0              2921  38401  RISE       1
I__180/O                                       LocalMux                     330              3251  38401  RISE       1
I__183/I                                       InMux                          0              3251  38597  RISE       1
I__183/O                                       InMux                        259              3510  38597  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_2_LC_2_12_2/in3
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__392/I                    LocalMux                       0              2921  36143  RISE       1
I__392/O                    LocalMux                     330              3251  36143  RISE       1
I__398/I                    InMux                          0              3251  38597  RISE       1
I__398/O                    InMux                        259              3510  38597  RISE       1
r1_Count_2_LC_2_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in3
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__394/I                               LocalMux                       0              2921  38597  RISE       1
I__394/O                               LocalMux                     330              3251  38597  RISE       1
I__402/I                               InMux                          0              3251  38597  RISE       1
I__402/O                               InMux                        259              3510  38597  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_0_LC_2_13_5/in3
Capture Clock    : r1_Count_0_LC_2_13_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__395/I                    LocalMux                       0              2921  38597  RISE       1
I__395/O                    LocalMux                     330              3251  38597  RISE       1
I__403/I                    InMux                          0              3251  38597  RISE       1
I__403/O                    InMux                        259              3510  38597  RISE       1
r1_Count_0_LC_2_13_5/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_1_LC_2_12_0/in3
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36143  RISE      12
I__392/I                    LocalMux                       0              2921  36143  RISE       1
I__392/O                    LocalMux                     330              3251  36143  RISE       1
I__399/I                    InMux                          0              3251  38597  RISE       1
I__399/O                    InMux                        259              3510  38597  RISE       1
r1_Count_1_LC_2_12_0/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__427/I                                LocalMux                       0              2921  38597  RISE       1
I__427/O                                LocalMux                     330              3251  38597  RISE       1
I__432/I                                InMux                          0              3251  38597  RISE       1
I__432/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__427/I                                LocalMux                       0              2921  38597  RISE       1
I__427/O                                LocalMux                     330              3251  38597  RISE       1
I__433/I                                InMux                          0              3251  38597  RISE       1
I__433/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__428/I                                LocalMux                       0              2921  38401  RISE       1
I__428/O                                LocalMux                     330              3251  38401  RISE       1
I__434/I                                InMux                          0              3251  38597  RISE       1
I__434/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__428/I                                LocalMux                       0              2921  38401  RISE       1
I__428/O                                LocalMux                     330              3251  38401  RISE       1
I__435/I                                InMux                          0              3251  38597  RISE       1
I__435/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35680  RISE       9
I__429/I                                LocalMux                       0              2921  38401  RISE       1
I__429/O                                LocalMux                     330              3251  38401  RISE       1
I__437/I                                InMux                          0              3251  38597  RISE       1
I__437/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__479/I                                LocalMux                       0              2921  38401  RISE       1
I__479/O                                LocalMux                     330              3251  38401  RISE       1
I__487/I                                InMux                          0              3251  38597  RISE       1
I__487/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35546  RISE       9
I__480/I                                LocalMux                       0              2921  38401  RISE       1
I__480/O                                LocalMux                     330              3251  38401  RISE       1
I__489/I                                InMux                          0              3251  38597  RISE       1
I__489/O                                InMux                        259              3510  38597  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in1
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                  Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__114/I                                    Odrv12                         0               973   +INF  FALL       1
I__114/O                                    Odrv12                       540              1513   +INF  FALL       1
I__115/I                                    Span12Mux_v                    0              1513   +INF  FALL       1
I__115/O                                    Span12Mux_v                  540              2053   +INF  FALL       1
I__116/I                                    Sp12to4                        0              2053   +INF  FALL       1
I__116/O                                    Sp12to4                      449              2502   +INF  FALL       1
I__117/I                                    Span4Mux_v                     0              2502   +INF  FALL       1
I__117/O                                    Span4Mux_v                   372              2874   +INF  FALL       1
I__119/I                                    LocalMux                       0              2874   +INF  FALL       1
I__119/O                                    LocalMux                     309              3182   +INF  FALL       1
I__121/I                                    InMux                          0              3182   +INF  FALL       1
I__121/O                                    InMux                        217              3400   +INF  FALL       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__328/I                                 Odrv4                          0              2921   +INF  RISE       1
I__328/O                                 Odrv4                        351              3272   +INF  RISE       1
I__329/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__329/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__330/I                                 LocalMux                       0              3560   +INF  RISE       1
I__330/O                                 LocalMux                     330              3889   +INF  RISE       1
I__331/I                                 IoInMux                        0              3889   +INF  RISE       1
I__331/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__410/I                                 Odrv4                          0              2921   +INF  RISE       1
I__410/O                                 Odrv4                        351              3272   +INF  RISE       1
I__411/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__411/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__412/I                                 LocalMux                       0              3560   +INF  RISE       1
I__412/O                                 LocalMux                     330              3889   +INF  RISE       1
I__413/I                                 IoInMux                        0              3889   +INF  RISE       1
I__413/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_G                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__414/I                                 Odrv4                          0              2921   +INF  RISE       1
I__414/O                                 Odrv4                        351              3272   +INF  RISE       1
I__415/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__415/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__416/I                                 LocalMux                       0              3560   +INF  RISE       1
I__416/O                                 LocalMux                     330              3889   +INF  RISE       1
I__417/I                                 IoInMux                        0              3889   +INF  RISE       1
I__417/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__418/I                                 LocalMux                       0              2921   +INF  RISE       1
I__418/O                                 LocalMux                     330              3251   +INF  RISE       1
I__419/I                                 IoInMux                        0              3251   +INF  RISE       1
I__419/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                             Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__420/I                                 LocalMux                       0              2921   +INF  RISE       1
I__420/O                                 LocalMux                     330              3251   +INF  RISE       1
I__421/I                                 IoInMux                        0              3251   +INF  RISE       1
I__421/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                             Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__422/I                                  Odrv4                          0              2921   +INF  RISE       1
I__422/O                                  Odrv4                        351              3272   +INF  RISE       1
I__423/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__423/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__424/I                                  LocalMux                       0              3525   +INF  RISE       1
I__424/O                                  LocalMux                     330              3854   +INF  RISE       1
I__425/I                                  IoInMux                        0              3854   +INF  RISE       1
I__425/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_C                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__491/I                                  Odrv4                          0              2921   +INF  RISE       1
I__491/O                                  Odrv4                        351              3272   +INF  RISE       1
I__492/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__492/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__493/I                                  LocalMux                       0              3525   +INF  RISE       1
I__493/O                                  LocalMux                     330              3854   +INF  RISE       1
I__494/I                                  IoInMux                        0              3854   +INF  RISE       1
I__494/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_D                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__274/I                                  Odrv4                          0              2921   +INF  RISE       1
I__274/O                                  Odrv4                        351              3272   +INF  RISE       1
I__275/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__275/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__276/I                                  LocalMux                       0              3525   +INF  RISE       1
I__276/O                                  LocalMux                     330              3854   +INF  RISE       1
I__277/I                                  IoInMux                        0              3854   +INF  RISE       1
I__277/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_E                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__97/I                                     LocalMux                       0              2921   +INF  RISE       1
I__97/O                                     LocalMux                     330              3251   +INF  RISE       1
I__98/I                                     IoInMux                        0              3251   +INF  RISE       1
I__98/O                                     IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                 IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                                Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__99/I                                   LocalMux                       0              2921   +INF  RISE       1
I__99/O                                   LocalMux                     330              3251   +INF  RISE       1
I__100/I                                  IoInMux                        0              3251   +INF  RISE       1
I__100/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__101/I                                  LocalMux                       0              2921   +INF  RISE       1
I__101/O                                  LocalMux                     330              3251   +INF  RISE       1
I__102/I                                  IoInMux                        0              3251   +INF  RISE       1
I__102/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__103/I                                  LocalMux                       0              2921   +INF  RISE       1
I__103/O                                  LocalMux                     330              3251   +INF  RISE       1
I__104/I                                  IoInMux                        0              3251   +INF  RISE       1
I__104/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__105/I                                  LocalMux                       0              2921   +INF  RISE       1
I__105/O                                  LocalMux                     330              3251   +INF  RISE       1
I__106/I                                  IoInMux                        0              3251   +INF  RISE       1
I__106/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__107/I                                 LocalMux                       0              2921   +INF  RISE       1
I__107/O                                 LocalMux                     330              3251   +INF  RISE       1
I__108/I                                 IoInMux                        0              3251   +INF  RISE       1
I__108/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                             Project_7_Segment_Top          0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                LocalMux                       0              2921   1066  FALL       1
I__427/O                                LocalMux                     309              3230   1066  FALL       1
I__432/I                                InMux                          0              3230   1066  FALL       1
I__432/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_2_LC_2_12_2/in3
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__392/I                    LocalMux                       0              2921   1066  FALL       1
I__392/O                    LocalMux                     309              3230   1066  FALL       1
I__398/I                    InMux                          0              3230   1066  FALL       1
I__398/O                    InMux                        217              3447   1066  FALL       1
r1_Count_2_LC_2_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__440/I                                LocalMux                       0              2921   1066  FALL       1
I__440/O                                LocalMux                     309              3230   1066  FALL       1
I__447/I                                InMux                          0              3230   1066  FALL       1
I__447/O                                InMux                        217              3447   1066  FALL       1
I__454/I                                CascadeMux                     0              3447   1066  FALL       1
I__454/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : r2_Count_2_LC_2_13_2/in2
Capture Clock    : r2_Count_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__477/I                    LocalMux                       0              2921   1066  FALL       1
I__477/O                    LocalMux                     309              3230   1066  FALL       1
I__482/I                    InMux                          0              3230   1066  FALL       1
I__482/O                    InMux                        217              3447   1066  FALL       1
I__490/I                    CascadeMux                     0              3447   1066  FALL       1
I__490/O                    CascadeMux                     0              3447   1066  FALL       1
r2_Count_2_LC_2_13_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : r2_Count_1_LC_2_13_1/in1
Capture Clock    : r2_Count_1_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__461/I                    LocalMux                       0              2921   1066  FALL       1
I__461/O                    LocalMux                     309              3230   1066  FALL       1
I__468/I                    InMux                          0              3230   1066  FALL       1
I__468/O                    InMux                        217              3447   1066  FALL       1
r2_Count_1_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : r1_Count_3_LC_2_12_7/in0
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__372/I                    LocalMux                       0              2921   1066  FALL       1
I__372/O                    LocalMux                     309              3230   1066  FALL       1
I__376/I                    InMux                          0              3230   1066  FALL       1
I__376/O                    InMux                        217              3447   1066  FALL       1
r1_Count_3_LC_2_12_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r1_Count_2_LC_2_12_2/in0
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__333/I                    LocalMux                       0              2921   1066  FALL       1
I__333/O                    LocalMux                     309              3230   1066  FALL       1
I__338/I                    InMux                          0              3230   1066  FALL       1
I__338/O                    InMux                        217              3447   1066  FALL       1
r1_Count_2_LC_2_12_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in1
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__351/I                               LocalMux                       0              2921   1066  FALL       1
I__351/O                               LocalMux                     309              3230   1066  FALL       1
I__356/I                               InMux                          0              3230   1066  FALL       1
I__356/O                               InMux                        217              3447   1066  FALL       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__269/I                                         LocalMux                       0              2921   1066  FALL       1
I__269/O                                         LocalMux                     309              3230   1066  FALL       1
I__272/I                                         InMux                          0              3230   1066  FALL       1
I__272/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__189/I                                         LocalMux                       0              2921   1066  FALL       1
I__189/O                                         LocalMux                     309              3230   1066  FALL       1
I__192/I                                         InMux                          0              3230   1066  FALL       1
I__192/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                                         LocalMux                       0              2921   1066  FALL       1
I__196/O                                         LocalMux                     309              3230   1066  FALL       1
I__199/I                                         InMux                          0              3230   1066  FALL       1
I__199/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                                         LocalMux                       0              2921   1066  FALL       1
I__203/O                                         LocalMux                     309              3230   1066  FALL       1
I__206/I                                         InMux                          0              3230   1066  FALL       1
I__206/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__211/I                                         LocalMux                       0              2921   1066  FALL       1
I__211/O                                         LocalMux                     309              3230   1066  FALL       1
I__214/I                                         InMux                          0              3230   1066  FALL       1
I__214/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__218/I                                         LocalMux                       0              2921   1066  FALL       1
I__218/O                                         LocalMux                     309              3230   1066  FALL       1
I__221/I                                         InMux                          0              3230   1066  FALL       1
I__221/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__226/I                                         LocalMux                       0              2921   1066  FALL       1
I__226/O                                         LocalMux                     309              3230   1066  FALL       1
I__229/I                                         InMux                          0              3230   1066  FALL       1
I__229/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__233/I                                         LocalMux                       0              2921   1066  FALL       1
I__233/O                                         LocalMux                     309              3230   1066  FALL       1
I__236/I                                         InMux                          0              3230   1066  FALL       1
I__236/O                                         InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__241/I                                        LocalMux                       0              2921   1066  FALL       1
I__241/O                                        LocalMux                     309              3230   1066  FALL       1
I__244/I                                        InMux                          0              3230   1066  FALL       1
I__244/O                                        InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__125/I                                       LocalMux                       0              2921   1066  FALL       1
I__125/O                                       LocalMux                     309              3230   1066  FALL       1
I__128/I                                       InMux                          0              3230   1066  FALL       1
I__128/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__140/I                                       LocalMux                       0              2921   1066  FALL       1
I__140/O                                       LocalMux                     309              3230   1066  FALL       1
I__143/I                                       InMux                          0              3230   1066  FALL       1
I__143/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__147/I                                       LocalMux                       0              2921   1066  FALL       1
I__147/O                                       LocalMux                     309              3230   1066  FALL       1
I__150/I                                       InMux                          0              3230   1066  FALL       1
I__150/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__155/I                                       LocalMux                       0              2921   1066  FALL       1
I__155/O                                       LocalMux                     309              3230   1066  FALL       1
I__158/I                                       InMux                          0              3230   1066  FALL       1
I__158/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__161/I                                       LocalMux                       0              2921   1066  FALL       1
I__161/O                                       LocalMux                     309              3230   1066  FALL       1
I__163/I                                       InMux                          0              3230   1066  FALL       1
I__163/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__167/I                                       LocalMux                       0              2921   1066  FALL       1
I__167/O                                       LocalMux                     309              3230   1066  FALL       1
I__169/I                                       InMux                          0              3230   1066  FALL       1
I__169/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__173/I                                       LocalMux                       0              2921   1066  FALL       1
I__173/O                                       LocalMux                     309              3230   1066  FALL       1
I__176/I                                       InMux                          0              3230   1066  FALL       1
I__176/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__180/I                                       LocalMux                       0              2921   1066  FALL       1
I__180/O                                       LocalMux                     309              3230   1066  FALL       1
I__183/I                                       InMux                          0              3230   1066  FALL       1
I__183/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in0
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__251/I                                      LocalMux                       0              2921   1066  FALL       1
I__251/O                                      LocalMux                     309              3230   1066  FALL       1
I__254/I                                      InMux                          0              3230   1066  FALL       1
I__254/O                                      InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in0
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__180/I                                       LocalMux                       0              2921   1066  FALL       1
I__180/O                                       LocalMux                     309              3230   1066  FALL       1
I__184/I                                       InMux                          0              3230   1066  FALL       1
I__184/O                                       InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in0
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__334/I                               LocalMux                       0              2921   1066  FALL       1
I__334/O                               LocalMux                     309              3230   1066  FALL       1
I__339/I                               InMux                          0              3230   1066  FALL       1
I__339/O                               InMux                        217              3447   1066  FALL       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_2_LC_2_12_2/in1
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__352/I                    LocalMux                       0              2921   1066  FALL       1
I__352/O                    LocalMux                     309              3230   1066  FALL       1
I__357/I                    InMux                          0              3230   1066  FALL       1
I__357/O                    InMux                        217              3447   1066  FALL       1
r1_Count_2_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : r1_Count_1_LC_2_12_0/in1
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__352/I                    LocalMux                       0              2921   1066  FALL       1
I__352/O                    LocalMux                     309              3230   1066  FALL       1
I__358/I                    InMux                          0              3230   1066  FALL       1
I__358/O                    InMux                        217              3447   1066  FALL       1
r1_Count_1_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in2
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__373/I                               LocalMux                       0              2921   1066  FALL       1
I__373/O                               LocalMux                     309              3230   1066  FALL       1
I__377/I                               InMux                          0              3230   1066  FALL       1
I__377/O                               InMux                        217              3447   1066  FALL       1
I__381/I                               CascadeMux                     0              3447   1066  FALL       1
I__381/O                               CascadeMux                     0              3447   1066  FALL       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_5_LC_1_12_0/in3
Capture Clock    : Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__394/I                               LocalMux                       0              2921   1066  FALL       1
I__394/O                               LocalMux                     309              3230   1066  FALL       1
I__402/I                               InMux                          0              3230   1066  FALL       1
I__402/O                               InMux                        217              3447   1066  FALL       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_0_LC_2_13_5/in3
Capture Clock    : r1_Count_0_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__395/I                    LocalMux                       0              2921   1066  FALL       1
I__395/O                    LocalMux                     309              3230   1066  FALL       1
I__403/I                    InMux                          0              3230   1066  FALL       1
I__403/O                    InMux                        217              3447   1066  FALL       1
r1_Count_0_LC_2_13_5/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_1_LC_2_12_0/in3
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__392/I                    LocalMux                       0              2921   1066  FALL       1
I__392/O                    LocalMux                     309              3230   1066  FALL       1
I__399/I                    InMux                          0              3230   1066  FALL       1
I__399/O                    InMux                        217              3447   1066  FALL       1
r1_Count_1_LC_2_12_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__428/I                                LocalMux                       0              2921   1066  FALL       1
I__428/O                                LocalMux                     309              3230   1066  FALL       1
I__434/I                                InMux                          0              3230   1066  FALL       1
I__434/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__429/I                                LocalMux                       0              2921   1066  FALL       1
I__429/O                                LocalMux                     309              3230   1066  FALL       1
I__437/I                                InMux                          0              3230   1066  FALL       1
I__437/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__427/I                                LocalMux                       0              2921   1066  FALL       1
I__427/O                                LocalMux                     309              3230   1066  FALL       1
I__433/I                                InMux                          0              3230   1066  FALL       1
I__433/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__428/I                                LocalMux                       0              2921   1066  FALL       1
I__428/O                                LocalMux                     309              3230   1066  FALL       1
I__435/I                                InMux                          0              3230   1066  FALL       1
I__435/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__428/I                                LocalMux                       0              2921   1066  FALL       1
I__428/O                                LocalMux                     309              3230   1066  FALL       1
I__436/I                                InMux                          0              3230   1066  FALL       1
I__436/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__429/I                                LocalMux                       0              2921   1066  FALL       1
I__429/O                                LocalMux                     309              3230   1066  FALL       1
I__438/I                                InMux                          0              3230   1066  FALL       1
I__438/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__441/I                                LocalMux                       0              2921   1066  FALL       1
I__441/O                                LocalMux                     309              3230   1066  FALL       1
I__449/I                                InMux                          0              3230   1066  FALL       1
I__449/O                                InMux                        217              3447   1066  FALL       1
I__456/I                                CascadeMux                     0              3447   1066  FALL       1
I__456/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__442/I                                LocalMux                       0              2921   1066  FALL       1
I__442/O                                LocalMux                     309              3230   1066  FALL       1
I__451/I                                InMux                          0              3230   1066  FALL       1
I__451/O                                InMux                        217              3447   1066  FALL       1
I__458/I                                CascadeMux                     0              3447   1066  FALL       1
I__458/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__443/I                                LocalMux                       0              2921   1066  FALL       1
I__443/O                                LocalMux                     309              3230   1066  FALL       1
I__452/I                                InMux                          0              3230   1066  FALL       1
I__452/O                                InMux                        217              3447   1066  FALL       1
I__459/I                                CascadeMux                     0              3447   1066  FALL       1
I__459/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__444/I                                LocalMux                       0              2921   1066  FALL       1
I__444/O                                LocalMux                     309              3230   1066  FALL       1
I__453/I                                InMux                          0              3230   1066  FALL       1
I__453/O                                InMux                        217              3447   1066  FALL       1
I__460/I                                CascadeMux                     0              3447   1066  FALL       1
I__460/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__440/I                                LocalMux                       0              2921   1066  FALL       1
I__440/O                                LocalMux                     309              3230   1066  FALL       1
I__448/I                                InMux                          0              3230   1066  FALL       1
I__448/O                                InMux                        217              3447   1066  FALL       1
I__455/I                                CascadeMux                     0              3447   1066  FALL       1
I__455/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in2
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__441/I                                LocalMux                       0              2921   1066  FALL       1
I__441/O                                LocalMux                     309              3230   1066  FALL       1
I__450/I                                InMux                          0              3230   1066  FALL       1
I__450/O                                InMux                        217              3447   1066  FALL       1
I__457/I                                CascadeMux                     0              3447   1066  FALL       1
I__457/O                                CascadeMux                     0              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__462/I                                LocalMux                       0              2921   1066  FALL       1
I__462/O                                LocalMux                     309              3230   1066  FALL       1
I__469/I                                InMux                          0              3230   1066  FALL       1
I__469/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__463/I                                LocalMux                       0              2921   1066  FALL       1
I__463/O                                LocalMux                     309              3230   1066  FALL       1
I__471/I                                InMux                          0              3230   1066  FALL       1
I__471/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__464/I                                LocalMux                       0              2921   1066  FALL       1
I__464/O                                LocalMux                     309              3230   1066  FALL       1
I__473/I                                InMux                          0              3230   1066  FALL       1
I__473/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__465/I                                LocalMux                       0              2921   1066  FALL       1
I__465/O                                LocalMux                     309              3230   1066  FALL       1
I__474/I                                InMux                          0              3230   1066  FALL       1
I__474/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__466/I                                LocalMux                       0              2921   1066  FALL       1
I__466/O                                LocalMux                     309              3230   1066  FALL       1
I__475/I                                InMux                          0              3230   1066  FALL       1
I__475/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__462/I                                LocalMux                       0              2921   1066  FALL       1
I__462/O                                LocalMux                     309              3230   1066  FALL       1
I__470/I                                InMux                          0              3230   1066  FALL       1
I__470/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in1
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__463/I                                LocalMux                       0              2921   1066  FALL       1
I__463/O                                LocalMux                     309              3230   1066  FALL       1
I__472/I                                InMux                          0              3230   1066  FALL       1
I__472/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__478/I                                LocalMux                       0              2921   1066  FALL       1
I__478/O                                LocalMux                     309              3230   1066  FALL       1
I__483/I                                InMux                          0              3230   1066  FALL       1
I__483/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__479/I                                LocalMux                       0              2921   1066  FALL       1
I__479/O                                LocalMux                     309              3230   1066  FALL       1
I__485/I                                InMux                          0              3230   1066  FALL       1
I__485/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__480/I                                LocalMux                       0              2921   1066  FALL       1
I__480/O                                LocalMux                     309              3230   1066  FALL       1
I__488/I                                InMux                          0              3230   1066  FALL       1
I__488/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__478/I                                LocalMux                       0              2921   1066  FALL       1
I__478/O                                LocalMux                     309              3230   1066  FALL       1
I__484/I                                InMux                          0              3230   1066  FALL       1
I__484/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in0
Capture Clock    : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__479/I                                LocalMux                       0              2921   1066  FALL       1
I__479/O                                LocalMux                     309              3230   1066  FALL       1
I__486/I                                InMux                          0              3230   1066  FALL       1
I__486/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__479/I                                LocalMux                       0              2921   1066  FALL       1
I__479/O                                LocalMux                     309              3230   1066  FALL       1
I__487/I                                InMux                          0              3230   1066  FALL       1
I__487/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_2_LC_2_13_2/lcout
Path End         : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in3
Capture Clock    : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_2_LC_2_13_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__480/I                                LocalMux                       0              2921   1066  FALL       1
I__480/O                                LocalMux                     309              3230   1066  FALL       1
I__489/I                                InMux                          0              3230   1066  FALL       1
I__489/O                                InMux                        217              3447   1066  FALL       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in2
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__148/I                                            LocalMux                       0              2921   1333  FALL       1
I__148/O                                            LocalMux                     309              3230   1333  FALL       1
I__151/I                                            InMux                          0              3230   1333  FALL       1
I__151/O                                            InMux                        217              3447   1333  FALL       1
Debounce_Switch_Inst.r_State_RNO_0_LC_1_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Debounce_Switch_Inst.r_State_RNO_0_LC_1_10_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__113/I                                            CascadeMux                     0              3714   1333  RISE       1
I__113/O                                            CascadeMux                     0              3714   1333  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : r1_Count_3_LC_2_12_7/in2
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__392/I                          LocalMux                       0              2921   1066  FALL       1
I__392/O                          LocalMux                     309              3230   1066  FALL       1
I__397/I                          InMux                          0              3230   1333  FALL       1
I__397/O                          InMux                        217              3447   1333  FALL       1
r1_Count_RNO_0_3_LC_2_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
r1_Count_RNO_0_3_LC_2_12_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__247/I                          CascadeMux                     0              3714   1333  RISE       1
I__247/O                          CascadeMux                     0              3714   1333  RISE       1
r1_Count_3_LC_2_12_7/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__172/I                                                  LocalMux                       0              2921   1417  FALL       1
I__172/O                                                  LocalMux                     309              3230   1417  FALL       1
I__175/I                                                  InMux                          0              3230   1417  FALL       1
I__175/O                                                  InMux                        217              3447   1417  FALL       1
I__177/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__177/O                                                  CascadeMux                     0              3447   1417  FALL       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__165/I                                                  InMux                          0              3581   1417  FALL       1
I__165/O                                                  InMux                        217              3798   1417  FALL       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r1_Count_2_LC_2_12_2/in2
Capture Clock    : r1_Count_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__261/I                            CascadeMux                     0              3812   1431  RISE       1
I__261/O                            CascadeMux                     0              3812   1431  RISE       1
r1_Count_2_LC_2_12_2/in2            LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_3_LC_2_13_4/lcout
Path End         : r2_Count_3_LC_2_13_4/in2
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_3_LC_2_13_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__439/I                          LocalMux                       0              2921   1431  FALL       1
I__439/O                          LocalMux                     309              3230   1431  FALL       1
I__446/I                          InMux                          0              3230   1431  FALL       1
I__446/O                          InMux                        217              3447   1431  FALL       1
r2_Count_RNO_0_3_LC_2_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r2_Count_RNO_0_3_LC_2_13_3/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__304/I                          CascadeMux                     0              3812   1431  RISE       1
I__304/O                          CascadeMux                     0              3812   1431  RISE       1
r2_Count_3_LC_2_13_4/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in1
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__130/I                                       Odrv4                          0              2921   1438  FALL       1
I__130/O                                       Odrv4                        372              3293   1438  FALL       1
I__133/I                                       LocalMux                       0              3293   1438  FALL       1
I__133/O                                       LocalMux                     309              3602   1438  FALL       1
I__136/I                                       InMux                          0              3602   1438  FALL       1
I__136/O                                       InMux                        217              3819   1438  FALL       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : r_Switch_1_LC_2_12_3/in3
Capture Clock    : r_Switch_1_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__249/I                                      Odrv4                          0              2921   1438  FALL       1
I__249/O                                      Odrv4                        372              3293   1438  FALL       1
I__252/I                                      LocalMux                       0              3293   1438  FALL       1
I__252/O                                      LocalMux                     309              3602   1438  FALL       1
I__257/I                                      InMux                          0              3602   1438  FALL       1
I__257/O                                      InMux                        217              3819   1438  FALL       1
r_Switch_1_LC_2_12_3/in3                      LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in0
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                               Odrv4                          0              2921   1438  FALL       1
I__393/O                               Odrv4                        372              3293   1438  FALL       1
I__400/I                               LocalMux                       0              3293   1438  FALL       1
I__400/O                               LocalMux                     309              3602   1438  FALL       1
I__404/I                               InMux                          0              3602   1438  FALL       1
I__404/O                               InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in0
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                                  Odrv4                          0              2921   1438  FALL       1
I__393/O                                  Odrv4                        372              3293   1438  FALL       1
I__401/I                                  LocalMux                       0              3293   1438  FALL       1
I__401/O                                  LocalMux                     309              3602   1438  FALL       1
I__409/I                                  InMux                          0              3602   1438  FALL       1
I__409/O                                  InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in0
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                               Odrv4                          0              2921   1438  FALL       1
I__393/O                               Odrv4                        372              3293   1438  FALL       1
I__400/I                               LocalMux                       0              3293   1438  FALL       1
I__400/O                               LocalMux                     309              3602   1438  FALL       1
I__405/I                               InMux                          0              3602   1438  FALL       1
I__405/O                               InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in3
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                               Odrv4                          0              2921   1438  FALL       1
I__393/O                               Odrv4                        372              3293   1438  FALL       1
I__400/I                               LocalMux                       0              3293   1438  FALL       1
I__400/O                               LocalMux                     309              3602   1438  FALL       1
I__406/I                               InMux                          0              3602   1438  FALL       1
I__406/O                               InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in3
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                               Odrv4                          0              2921   1438  FALL       1
I__393/O                               Odrv4                        372              3293   1438  FALL       1
I__400/I                               LocalMux                       0              3293   1438  FALL       1
I__400/O                               LocalMux                     309              3602   1438  FALL       1
I__407/I                               InMux                          0              3602   1438  FALL       1
I__407/O                               InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_0_LC_2_13_5/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in3
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_0_LC_2_13_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__393/I                               Odrv4                          0              2921   1438  FALL       1
I__393/O                               Odrv4                        372              3293   1438  FALL       1
I__400/I                               LocalMux                       0              3293   1438  FALL       1
I__400/O                               LocalMux                     309              3602   1438  FALL       1
I__408/I                               InMux                          0              3602   1438  FALL       1
I__408/O                               InMux                        217              3819   1438  FALL       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__172/I                                                  LocalMux                       0              2921   1417  FALL       1
I__172/O                                                  LocalMux                     309              3230   1417  FALL       1
I__175/I                                                  InMux                          0              3230   1417  FALL       1
I__175/O                                                  InMux                        217              3447   1417  FALL       1
I__177/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__177/O                                                  CascadeMux                     0              3447   1417  FALL       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Switch_Inst.r_Count_2_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__159/I                                                  InMux                          0              3686   1522  FALL       1
I__159/O                                                  InMux                        217              3903   1522  FALL       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : r2_Count_1_LC_2_13_1/in3
Capture Clock    : r2_Count_1_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__426/I                             LocalMux                       0              2921   1529  FALL       1
I__426/O                             LocalMux                     309              3230   1529  FALL       1
I__431/I                             InMux                          0              3230   1529  FALL       1
I__431/O                             InMux                        217              3447   1529  FALL       1
r2_Count_RNO_0_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
r2_Count_RNO_0_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__307/I                             InMux                          0              3693   1529  FALL       1
I__307/O                             InMux                        217              3910   1529  FALL       1
r2_Count_1_LC_2_13_1/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_1_LC_2_13_1/lcout
Path End         : r2_Count_2_LC_2_13_2/in3
Capture Clock    : r2_Count_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_1_LC_2_13_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_1_LC_2_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__461/I                       LocalMux                       0              2921   1066  FALL       1
I__461/O                       LocalMux                     309              3230   1066  FALL       1
I__468/I                       InMux                          0              3230   1066  FALL       1
I__468/O                       InMux                        217              3447   1066  FALL       1
r2_Count_1_LC_2_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r2_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__306/I                       InMux                          0              3693   1529  FALL       1
I__306/O                       InMux                        217              3910   1529  FALL       1
r2_Count_2_LC_2_13_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_2_LC_2_13_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__196/I                                            LocalMux                       0              2921   1066  FALL       1
I__196/O                                            LocalMux                     309              3230   1066  FALL       1
I__199/I                                            InMux                          0              3230   1066  FALL       1
I__199/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__186/I                                            InMux                          0              3693   1529  FALL       1
I__186/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__203/I                                            LocalMux                       0              2921   1066  FALL       1
I__203/O                                            LocalMux                     309              3230   1066  FALL       1
I__206/I                                            InMux                          0              3230   1066  FALL       1
I__206/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__193/I                                            InMux                          0              3693   1529  FALL       1
I__193/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__211/I                                            LocalMux                       0              2921   1066  FALL       1
I__211/O                                            LocalMux                     309              3230   1066  FALL       1
I__214/I                                            InMux                          0              3230   1066  FALL       1
I__214/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__201/I                                            InMux                          0              3693   1529  FALL       1
I__201/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__218/I                                            LocalMux                       0              2921   1066  FALL       1
I__218/O                                            LocalMux                     309              3230   1066  FALL       1
I__221/I                                            InMux                          0              3230   1066  FALL       1
I__221/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__208/I                                            InMux                          0              3693   1529  FALL       1
I__208/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__226/I                                            LocalMux                       0              2921   1066  FALL       1
I__226/O                                            LocalMux                     309              3230   1066  FALL       1
I__229/I                                            InMux                          0              3230   1066  FALL       1
I__229/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__216/I                                            InMux                          0              3693   1529  FALL       1
I__216/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__233/I                                            LocalMux                       0              2921   1066  FALL       1
I__233/O                                            LocalMux                     309              3230   1066  FALL       1
I__236/I                                            InMux                          0              3230   1066  FALL       1
I__236/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__224/I                                            InMux                          0              3693   1529  FALL       1
I__224/O                                            InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__241/I                                           LocalMux                       0              2921   1066  FALL       1
I__241/O                                           LocalMux                     309              3230   1066  FALL       1
I__244/I                                           InMux                          0              3230   1066  FALL       1
I__244/O                                           InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__231/I                                           InMux                          0              3693   1529  FALL       1
I__231/O                                           InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__140/I                                          LocalMux                       0              2921   1066  FALL       1
I__140/O                                          LocalMux                     309              3230   1066  FALL       1
I__143/I                                          InMux                          0              3230   1066  FALL       1
I__143/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__129/I                                          InMux                          0              3693   1529  FALL       1
I__129/O                                          InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__147/I                                          LocalMux                       0              2921   1066  FALL       1
I__147/O                                          LocalMux                     309              3230   1066  FALL       1
I__150/I                                          InMux                          0              3230   1066  FALL       1
I__150/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__138/I                                          InMux                          0              3693   1529  FALL       1
I__138/O                                          InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__155/I                                          LocalMux                       0              2921   1066  FALL       1
I__155/O                                          LocalMux                     309              3230   1066  FALL       1
I__158/I                                          InMux                          0              3230   1066  FALL       1
I__158/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__145/I                                          InMux                          0              3693   1529  FALL       1
I__145/O                                          InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__161/I                                          LocalMux                       0              2921   1066  FALL       1
I__161/O                                          LocalMux                     309              3230   1066  FALL       1
I__163/I                                          InMux                          0              3230   1066  FALL       1
I__163/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__152/I                                          InMux                          0              3693   1529  FALL       1
I__152/O                                          InMux                        217              3910   1529  FALL       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in0
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__335/I                               Odrv12                         0              2921   1606  FALL       1
I__335/O                               Odrv12                       540              3461   1606  FALL       1
I__340/I                               LocalMux                       0              3461   1606  FALL       1
I__340/O                               LocalMux                     309              3770   1606  FALL       1
I__342/I                               InMux                          0              3770   1606  FALL       1
I__342/O                               InMux                        217              3987   1606  FALL       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in0
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__335/I                               Odrv12                         0              2921   1606  FALL       1
I__335/O                               Odrv12                       540              3461   1606  FALL       1
I__340/I                               LocalMux                       0              3461   1606  FALL       1
I__340/O                               LocalMux                     309              3770   1606  FALL       1
I__343/I                               InMux                          0              3770   1606  FALL       1
I__343/O                               InMux                        217              3987   1606  FALL       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in3
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__335/I                               Odrv12                         0              2921   1606  FALL       1
I__335/O                               Odrv12                       540              3461   1606  FALL       1
I__340/I                               LocalMux                       0              3461   1606  FALL       1
I__340/O                               LocalMux                     309              3770   1606  FALL       1
I__344/I                               InMux                          0              3770   1606  FALL       1
I__344/O                               InMux                        217              3987   1606  FALL       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in0
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__335/I                               Odrv12                         0              2921   1606  FALL       1
I__335/O                               Odrv12                       540              3461   1606  FALL       1
I__340/I                               LocalMux                       0              3461   1606  FALL       1
I__340/O                               LocalMux                     309              3770   1606  FALL       1
I__345/I                               InMux                          0              3770   1606  FALL       1
I__345/O                               InMux                        217              3987   1606  FALL       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in3
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__335/I                               Odrv12                         0              2921   1606  FALL       1
I__335/O                               Odrv12                       540              3461   1606  FALL       1
I__340/I                               LocalMux                       0              3461   1606  FALL       1
I__340/O                               LocalMux                     309              3770   1606  FALL       1
I__346/I                               InMux                          0              3770   1606  FALL       1
I__346/O                               InMux                        217              3987   1606  FALL       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__140/I                                          LocalMux                       0              2921   1066  FALL       1
I__140/O                                          LocalMux                     309              3230   1066  FALL       1
I__143/I                                          InMux                          0              3230   1066  FALL       1
I__143/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryin   LogicCell40_SEQ_MODE_1000      0              3693   1634  FALL       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    105              3798   1634  FALL       2
I__122/I                                          InMux                          0              3798   1634  FALL       1
I__122/O                                          InMux                        217              4015   1634  FALL       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in3
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                                  Odrv4                          0              2921   1690  FALL       1
I__350/O                                  Odrv4                        372              3293   1690  FALL       1
I__355/I                                  Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                                  Span4Mux_s2_v                252              3546   1690  FALL       1
I__360/I                                  LocalMux                       0              3546   1690  FALL       1
I__360/O                                  LocalMux                     309              3854   1690  FALL       1
I__362/I                                  InMux                          0              3854   1690  FALL       1
I__362/O                                  InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in1
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                               Odrv4                          0              2921   1690  FALL       1
I__350/O                               Odrv4                        372              3293   1690  FALL       1
I__355/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__361/I                               LocalMux                       0              3546   1690  FALL       1
I__361/O                               LocalMux                     309              3854   1690  FALL       1
I__363/I                               InMux                          0              3854   1690  FALL       1
I__363/O                               InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in1
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                               Odrv4                          0              2921   1690  FALL       1
I__350/O                               Odrv4                        372              3293   1690  FALL       1
I__355/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__361/I                               LocalMux                       0              3546   1690  FALL       1
I__361/O                               LocalMux                     309              3854   1690  FALL       1
I__364/I                               InMux                          0              3854   1690  FALL       1
I__364/O                               InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in1
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                               Odrv4                          0              2921   1690  FALL       1
I__350/O                               Odrv4                        372              3293   1690  FALL       1
I__355/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__361/I                               LocalMux                       0              3546   1690  FALL       1
I__361/O                               LocalMux                     309              3854   1690  FALL       1
I__365/I                               InMux                          0              3854   1690  FALL       1
I__365/O                               InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in1  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in2
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                               Odrv4                          0              2921   1690  FALL       1
I__350/O                               Odrv4                        372              3293   1690  FALL       1
I__355/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__361/I                               LocalMux                       0              3546   1690  FALL       1
I__361/O                               LocalMux                     309              3854   1690  FALL       1
I__366/I                               InMux                          0              3854   1690  FALL       1
I__366/O                               InMux                        217              4072   1690  FALL       1
I__368/I                               CascadeMux                     0              4072   1690  FALL       1
I__368/O                               CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_1_LC_2_12_0/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in2
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_1_LC_2_12_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__350/I                               Odrv4                          0              2921   1690  FALL       1
I__350/O                               Odrv4                        372              3293   1690  FALL       1
I__355/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__355/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__361/I                               LocalMux                       0              3546   1690  FALL       1
I__361/O                               LocalMux                     309              3854   1690  FALL       1
I__367/I                               InMux                          0              3854   1690  FALL       1
I__367/O                               InMux                        217              4072   1690  FALL       1
I__369/I                               CascadeMux                     0              4072   1690  FALL       1
I__369/O                               CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in2
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                                  Odrv4                          0              2921   1690  FALL       1
I__371/O                                  Odrv4                        372              3293   1690  FALL       1
I__375/I                                  Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                                  Span4Mux_s2_v                252              3546   1690  FALL       1
I__379/I                                  LocalMux                       0              3546   1690  FALL       1
I__379/O                                  LocalMux                     309              3854   1690  FALL       1
I__382/I                                  InMux                          0              3854   1690  FALL       1
I__382/O                                  InMux                        217              4072   1690  FALL       1
I__388/I                                  CascadeMux                     0              4072   1690  FALL       1
I__388/O                                  CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_3_LC_2_16_7/in1
Capture Clock    : Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                               Odrv4                          0              2921   1690  FALL       1
I__371/O                               Odrv4                        372              3293   1690  FALL       1
I__375/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__380/I                               LocalMux                       0              3546   1690  FALL       1
I__380/O                               LocalMux                     309              3854   1690  FALL       1
I__383/I                               InMux                          0              3854   1690  FALL       1
I__383/O                               InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/in1  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_6_LC_2_16_5/in1
Capture Clock    : Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                               Odrv4                          0              2921   1690  FALL       1
I__371/O                               Odrv4                        372              3293   1690  FALL       1
I__375/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__380/I                               LocalMux                       0              3546   1690  FALL       1
I__380/O                               LocalMux                     309              3854   1690  FALL       1
I__384/I                               InMux                          0              3854   1690  FALL       1
I__384/O                               InMux                        217              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_1_LC_2_16_2/in2
Capture Clock    : Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                               Odrv4                          0              2921   1690  FALL       1
I__371/O                               Odrv4                        372              3293   1690  FALL       1
I__375/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__380/I                               LocalMux                       0              3546   1690  FALL       1
I__380/O                               LocalMux                     309              3854   1690  FALL       1
I__385/I                               InMux                          0              3854   1690  FALL       1
I__385/O                               InMux                        217              4072   1690  FALL       1
I__389/I                               CascadeMux                     0              4072   1690  FALL       1
I__389/O                               CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_2_LC_2_16_0/in2
Capture Clock    : Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                               Odrv4                          0              2921   1690  FALL       1
I__371/O                               Odrv4                        372              3293   1690  FALL       1
I__375/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__380/I                               LocalMux                       0              3546   1690  FALL       1
I__380/O                               LocalMux                     309              3854   1690  FALL       1
I__386/I                               InMux                          0              3854   1690  FALL       1
I__386/O                               InMux                        217              4072   1690  FALL       1
I__390/I                               CascadeMux                     0              4072   1690  FALL       1
I__390/O                               CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_3_LC_2_12_7/lcout
Path End         : Inst.r_Hex_Encoding_i_4_LC_2_16_4/in2
Capture Clock    : Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1691p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_3_LC_2_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__371/I                               Odrv4                          0              2921   1690  FALL       1
I__371/O                               Odrv4                        372              3293   1690  FALL       1
I__375/I                               Span4Mux_s2_v                  0              3293   1690  FALL       1
I__375/O                               Span4Mux_s2_v                252              3546   1690  FALL       1
I__380/I                               LocalMux                       0              3546   1690  FALL       1
I__380/O                               LocalMux                     309              3854   1690  FALL       1
I__387/I                               InMux                          0              3854   1690  FALL       1
I__387/O                               InMux                        217              4072   1690  FALL       1
I__391/I                               CascadeMux                     0              4072   1690  FALL       1
I__391/O                               CascadeMux                     0              4072   1690  FALL       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/in2  LogicCell40_SEQ_MODE_1000      0              4072   1690  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__189/I                                            LocalMux                       0              2921   1066  FALL       1
I__189/O                                            LocalMux                     309              3230   1066  FALL       1
I__192/I                                            InMux                          0              3230   1066  FALL       1
I__192/O                                            InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitout                     ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__273/I                                            InMux                          0              3868   1704  FALL       1
I__273/O                                            InMux                        217              4086   1704  FALL       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in3
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__125/I                                          LocalMux                       0              2921   1066  FALL       1
I__125/O                                          LocalMux                     309              3230   1066  FALL       1
I__128/I                                          InMux                          0              3230   1066  FALL       1
I__128/O                                          InMux                        217              3447   1066  FALL       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__239/I                                          InMux                          0              3868   1704  FALL       1
I__239/O                                          InMux                        217              4086   1704  FALL       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in3
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/lcout    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__227/I                                           LocalMux                       0              2921   1880  FALL       1
I__227/O                                           LocalMux                     309              3230   1880  FALL       1
I__230/I                                           InMux                          0              3230   1880  FALL       1
I__230/O                                           InMux                        217              3447   1880  FALL       1
Debounce_Switch_Inst.r_State_RNO_1_LC_1_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Debounce_Switch_Inst.r_State_RNO_1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__111/I                                           LocalMux                       0              3735   1880  FALL       1
I__111/O                                           LocalMux                     309              4044   1880  FALL       1
I__112/I                                           InMux                          0              4044   1880  FALL       1
I__112/O                                           InMux                        217              4261   1880  FALL       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r1_Count_1_LC_2_12_0/in2
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__332/I                            LocalMux                       0              2921   1880  FALL       1
I__332/O                            LocalMux                     309              3230   1880  FALL       1
I__336/I                            InMux                          0              3230   1880  FALL       1
I__336/O                            InMux                        217              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__278/I                            LocalMux                       0              3735   1880  FALL       1
I__278/O                            LocalMux                     309              4044   1880  FALL       1
I__281/I                            InMux                          0              4044   1880  FALL       1
I__281/O                            InMux                        217              4261   1880  FALL       1
I__285/I                            CascadeMux                     0              4261   1880  FALL       1
I__285/O                            CascadeMux                     0              4261   1880  FALL       1
r1_Count_1_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r2_Count_0_LC_2_13_7/in3
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__332/I                            LocalMux                       0              2921   1880  FALL       1
I__332/O                            LocalMux                     309              3230   1880  FALL       1
I__336/I                            InMux                          0              3230   1880  FALL       1
I__336/O                            InMux                        217              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__279/I                            LocalMux                       0              3735   1880  FALL       1
I__279/O                            LocalMux                     309              4044   1880  FALL       1
I__283/I                            InMux                          0              4044   1880  FALL       1
I__283/O                            InMux                        217              4261   1880  FALL       1
r2_Count_0_LC_2_13_7/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r1_Count_3_LC_2_12_7/in1
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__332/I                            LocalMux                       0              2921   1880  FALL       1
I__332/O                            LocalMux                     309              3230   1880  FALL       1
I__336/I                            InMux                          0              3230   1880  FALL       1
I__336/O                            InMux                        217              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__278/I                            LocalMux                       0              3735   1880  FALL       1
I__278/O                            LocalMux                     309              4044   1880  FALL       1
I__282/I                            InMux                          0              4044   1880  FALL       1
I__282/O                            InMux                        217              4261   1880  FALL       1
r1_Count_3_LC_2_12_7/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : r2_Count_3_LC_2_13_4/in0
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__426/I                             LocalMux                       0              2921   1529  FALL       1
I__426/O                             LocalMux                     309              3230   1529  FALL       1
I__430/I                             InMux                          0              3230   1880  FALL       1
I__430/O                             InMux                        217              3447   1880  FALL       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__288/I                             LocalMux                       0              3735   1880  FALL       1
I__288/O                             LocalMux                     309              4044   1880  FALL       1
I__291/I                             InMux                          0              4044   1880  FALL       1
I__291/O                             InMux                        217              4261   1880  FALL       1
r2_Count_3_LC_2_13_4/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : r2_Count_0_LC_2_13_7/in2
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__426/I                             LocalMux                       0              2921   1529  FALL       1
I__426/O                             LocalMux                     309              3230   1529  FALL       1
I__430/I                             InMux                          0              3230   1880  FALL       1
I__430/O                             InMux                        217              3447   1880  FALL       1
r2_Count_RNIM4CA1_3_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r2_Count_RNIM4CA1_3_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__289/I                             LocalMux                       0              3735   1880  FALL       1
I__289/O                             LocalMux                     309              4044   1880  FALL       1
I__292/I                             InMux                          0              4044   1880  FALL       1
I__292/O                             InMux                        217              4261   1880  FALL       1
I__293/I                             CascadeMux                     0              4261   1880  FALL       1
I__293/O                             CascadeMux                     0              4261   1880  FALL       1
r2_Count_0_LC_2_13_7/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r2_Count_0_LC_2_13_7/lcout
Path End         : r2_Count_0_LC_2_13_7/in1
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r2_Count_0_LC_2_13_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__426/I                          LocalMux                       0              2921   1529  FALL       1
I__426/O                          LocalMux                     309              3230   1529  FALL       1
I__431/I                          InMux                          0              3230   1529  FALL       1
I__431/O                          InMux                        217              3447   1529  FALL       1
r2_Count_RNO_0_0_LC_2_13_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
r2_Count_RNO_0_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__294/I                          LocalMux                       0              3826   1971  FALL       1
I__294/O                          LocalMux                     309              4135   1971  FALL       1
I__295/I                          InMux                          0              4135   1971  FALL       1
I__295/O                          InMux                        217              4352   1971  FALL       1
r2_Count_0_LC_2_13_7/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r1_Count_0_LC_2_13_5/in1
Capture Clock    : r1_Count_0_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       5
I__296/I                            LocalMux                       0              3833   1978  FALL       1
I__296/O                            LocalMux                     309              4142   1978  FALL       1
I__299/I                            InMux                          0              4142   1978  FALL       1
I__299/O                            InMux                        217              4359   1978  FALL       1
r1_Count_0_LC_2_13_5/in1            LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r1_Count_0_LC_2_13_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r1_Count_1_LC_2_12_0/in0
Capture Clock    : r1_Count_1_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       5
I__297/I                            LocalMux                       0              3833   1978  FALL       1
I__297/O                            LocalMux                     309              4142   1978  FALL       1
I__300/I                            InMux                          0              4142   1978  FALL       1
I__300/O                            InMux                        217              4359   1978  FALL       1
r1_Count_1_LC_2_12_0/in0            LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_1_LC_2_12_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r2_Count_0_LC_2_13_7/in0
Capture Clock    : r2_Count_0_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       5
I__298/I                            LocalMux                       0              3833   1978  FALL       1
I__298/O                            LocalMux                     309              4142   1978  FALL       1
I__302/I                            InMux                          0              4142   1978  FALL       1
I__302/O                            InMux                        217              4359   1978  FALL       1
r2_Count_0_LC_2_13_7/in0            LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_0_LC_2_13_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r1_Count_3_LC_2_12_7/in3
Capture Clock    : r1_Count_3_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       5
I__297/I                            LocalMux                       0              3833   1978  FALL       1
I__297/O                            LocalMux                     309              4142   1978  FALL       1
I__301/I                            InMux                          0              4142   1978  FALL       1
I__301/O                            InMux                        217              4359   1978  FALL       1
r1_Count_3_LC_2_12_7/in3            LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_3_LC_2_12_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_12_3/lcout
Path End         : r2_Count_3_LC_2_13_4/in1
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__258/I                            LocalMux                       0              2921   1431  FALL       1
I__258/O                            LocalMux                     309              3230   1431  FALL       1
I__260/I                            InMux                          0              3230   1431  FALL       1
I__260/O                            InMux                        217              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
r_Switch_1_RNI63TI_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       5
I__298/I                            LocalMux                       0              3833   1978  FALL       1
I__298/O                            LocalMux                     309              4142   1978  FALL       1
I__303/I                            InMux                          0              4142   1978  FALL       1
I__303/O                            InMux                        217              4359   1978  FALL       1
r2_Count_3_LC_2_13_4/in1            LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in1
Capture Clock    : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 2048p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1129  RISE      10
I__335/I                                  Odrv12                         0              2921   1620  RISE       1
I__335/O                                  Odrv12                       491              3412   1620  RISE       1
I__341/I                                  Sp12to4                        0              3412   2048  RISE       1
I__341/O                                  Sp12to4                      428              3840   2048  RISE       1
I__347/I                                  LocalMux                       0              3840   2048  RISE       1
I__347/O                                  LocalMux                     330              4170   2048  RISE       1
I__348/I                                  InMux                          0              4170   2048  RISE       1
I__348/O                                  InMux                        259              4429   2048  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4429   2048  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r1_Count_2_LC_2_12_2/lcout
Path End         : r2_Count_3_LC_2_13_4/in3
Capture Clock    : r2_Count_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__322/I                                            ClkMux                         0              2073  RISE       1
I__322/O                                            ClkMux                       309              2381  RISE       1
r1_Count_2_LC_2_12_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r1_Count_2_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__332/I                            LocalMux                       0              2921   1880  FALL       1
I__332/O                            LocalMux                     309              3230   1880  FALL       1
I__336/I                            InMux                          0              3230   1880  FALL       1
I__336/O                            InMux                        217              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r1_Count_RNII0RL_3_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__280/I                            Odrv4                          0              3735   2251  FALL       1
I__280/O                            Odrv4                        372              4107   2251  FALL       1
I__284/I                            LocalMux                       0              4107   2251  FALL       1
I__284/O                            LocalMux                     309              4415   2251  FALL       1
I__286/I                            InMux                          0              4415   2251  FALL       1
I__286/O                            InMux                        217              4633   2251  FALL       1
r2_Count_3_LC_2_13_4/in3            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__324/I                                            ClkMux                         0              2073  RISE       1
I__324/O                                            ClkMux                       309              2381  RISE       1
r2_Count_3_LC_2_13_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__264/I                                                          SRMux                          0              4990   3164  FALL       1
I__264/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_1_LC_2_8_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__264/I                                                          SRMux                          0              4990   3164  FALL       1
I__264/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__315/I                                            ClkMux                         0              2073  RISE       1
I__315/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_0_LC_2_8_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_8_LC_2_9_7/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_7_LC_2_9_6/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_6_LC_2_9_5/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_5_LC_2_9_4/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_4_LC_2_9_3/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_3_LC_2_9_2/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__265/I                                                          SRMux                          0              4990   3164  FALL       1
I__265/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__317/I                                            ClkMux                         0              2073  RISE       1
I__317/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_2_LC_2_9_1/clk         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_16_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_15_LC_2_10_6/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_14_LC_2_10_5/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_13_LC_2_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_12_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_11_LC_2_10_2/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_10_LC_2_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__266/I                                                          SRMux                          0              4990   3164  FALL       1
I__266/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__318/I                                            ClkMux                         0              2073  RISE       1
I__318/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_9_LC_2_10_0/clk        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Switch_Inst.r_State_LC_1_10_6/lcout
Path End         : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/sr
Capture Clock    : Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Switch_Inst.r_State_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__250/I                                                          LocalMux                       0              2921   3164  FALL       1
I__250/O                                                          LocalMux                     309              3230   3164  FALL       1
I__253/I                                                          InMux                          0              3230   3164  FALL       1
I__253/O                                                          InMux                        217              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__90/I                                                           LocalMux                       0              3826   3164  FALL       1
I__90/O                                                           LocalMux                     309              4135   3164  FALL       1
I__91/I                                                           IoInMux                        0              4135   3164  FALL       1
I__91/O                                                           IoInMux                      217              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Switch_Inst.r_State_RNIN6N95_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__262/I                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__262/O                                                          gio2CtrlBuf                    0              4913   3164  FALL       1
I__263/I                                                          GlobalMux                      0              4913   3164  FALL       1
I__263/O                                                          GlobalMux                     77              4990   3164  FALL       1
I__267/I                                                          SRMux                          0              4990   3164  FALL       1
I__267/O                                                          SRMux                        358              5348   3164  FALL       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__320/I                                            ClkMux                         0              2073  RISE       1
I__320/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_Count_17_LC_2_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Switch_Inst.r_State_LC_1_10_6/in1
Capture Clock    : Debounce_Switch_Inst.r_State_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                  Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__114/I                                    Odrv12                         0               973   +INF  FALL       1
I__114/O                                    Odrv12                       540              1513   +INF  FALL       1
I__115/I                                    Span12Mux_v                    0              1513   +INF  FALL       1
I__115/O                                    Span12Mux_v                  540              2053   +INF  FALL       1
I__116/I                                    Sp12to4                        0              2053   +INF  FALL       1
I__116/O                                    Sp12to4                      449              2502   +INF  FALL       1
I__117/I                                    Span4Mux_v                     0              2502   +INF  FALL       1
I__117/O                                    Span4Mux_v                   372              2874   +INF  FALL       1
I__119/I                                    LocalMux                       0              2874   +INF  FALL       1
I__119/O                                    LocalMux                     309              3182   +INF  FALL       1
I__121/I                                    InMux                          0              3182   +INF  FALL       1
I__121/O                                    InMux                        217              3400   +INF  FALL       1
Debounce_Switch_Inst.r_State_LC_1_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__316/I                                            ClkMux                         0              2073  RISE       1
I__316/O                                            ClkMux                       309              2381  RISE       1
Debounce_Switch_Inst.r_State_LC_1_10_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_3_LC_2_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_3_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__328/I                                 Odrv4                          0              2921   +INF  RISE       1
I__328/O                                 Odrv4                        351              3272   +INF  RISE       1
I__329/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__329/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__330/I                                 LocalMux                       0              3560   +INF  RISE       1
I__330/O                                 LocalMux                     330              3889   +INF  RISE       1
I__331/I                                 IoInMux                        0              3889   +INF  RISE       1
I__331/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_6_LC_2_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_6_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__410/I                                 Odrv4                          0              2921   +INF  RISE       1
I__410/O                                 Odrv4                        351              3272   +INF  RISE       1
I__411/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__411/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__412/I                                 LocalMux                       0              3560   +INF  RISE       1
I__412/O                                 LocalMux                     330              3889   +INF  RISE       1
I__413/I                                 IoInMux                        0              3889   +INF  RISE       1
I__413/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_G                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_4_LC_2_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_4_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__414/I                                 Odrv4                          0              2921   +INF  RISE       1
I__414/O                                 Odrv4                        351              3272   +INF  RISE       1
I__415/I                                 IoSpan4Mux                     0              3272   +INF  RISE       1
I__415/O                                 IoSpan4Mux                   288              3560   +INF  RISE       1
I__416/I                                 LocalMux                       0              3560   +INF  RISE       1
I__416/O                                 LocalMux                     330              3889   +INF  RISE       1
I__417/I                                 IoInMux                        0              3889   +INF  RISE       1
I__417/O                                 IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                             Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_1_LC_2_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_1_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__418/I                                 LocalMux                       0              2921   +INF  RISE       1
I__418/O                                 LocalMux                     330              3251   +INF  RISE       1
I__419/I                                 IoInMux                        0              3251   +INF  RISE       1
I__419/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                             Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__327/I                                            ClkMux                         0              2073  RISE       1
I__327/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_2_LC_2_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_2_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__420/I                                 LocalMux                       0              2921   +INF  RISE       1
I__420/O                                 LocalMux                     330              3251   +INF  RISE       1
I__421/I                                 IoInMux                        0              3251   +INF  RISE       1
I__421/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                             Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_2_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__422/I                                  Odrv4                          0              2921   +INF  RISE       1
I__422/O                                  Odrv4                        351              3272   +INF  RISE       1
I__423/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__423/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__424/I                                  LocalMux                       0              3525   +INF  RISE       1
I__424/O                                  LocalMux                     330              3854   +INF  RISE       1
I__425/I                                  IoInMux                        0              3854   +INF  RISE       1
I__425/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_C                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_3_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__491/I                                  Odrv4                          0              2921   +INF  RISE       1
I__491/O                                  Odrv4                        351              3272   +INF  RISE       1
I__492/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__492/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__493/I                                  LocalMux                       0              3525   +INF  RISE       1
I__493/O                                  LocalMux                     330              3854   +INF  RISE       1
I__494/I                                  IoInMux                        0              3854   +INF  RISE       1
I__494/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_D                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__325/I                                            ClkMux                         0              2073  RISE       1
I__325/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_4_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__274/I                                  Odrv4                          0              2921   +INF  RISE       1
I__274/O                                  Odrv4                        351              3272   +INF  RISE       1
I__275/I                                  Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__275/O                                  Span4Mux_s2_v                252              3525   +INF  RISE       1
I__276/I                                  LocalMux                       0              3525   +INF  RISE       1
I__276/O                                  LocalMux                     330              3854   +INF  RISE       1
I__277/I                                  IoInMux                        0              3854   +INF  RISE       1
I__277/O                                  IoInMux                      259              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN               IO_PAD                         0              6351   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              8439   +INF  FALL       1
o_Segment1_E                              Project_7_Segment_Top          0              8439   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__326/I                                            ClkMux                         0              2073  RISE       1
I__326/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_iZ0Z_0_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__97/I                                     LocalMux                       0              2921   +INF  RISE       1
I__97/O                                     LocalMux                     330              3251   +INF  RISE       1
I__98/I                                     IoInMux                        0              3251   +INF  RISE       1
I__98/O                                     IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                 IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                                Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__99/I                                   LocalMux                       0              2921   +INF  RISE       1
I__99/O                                   LocalMux                     330              3251   +INF  RISE       1
I__100/I                                  IoInMux                        0              3251   +INF  RISE       1
I__100/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__323/I                                            ClkMux                         0              2073  RISE       1
I__323/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_6_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__101/I                                  LocalMux                       0              2921   +INF  RISE       1
I__101/O                                  LocalMux                     330              3251   +INF  RISE       1
I__102/I                                  IoInMux                        0              3251   +INF  RISE       1
I__102/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_1_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__103/I                                  LocalMux                       0              2921   +INF  RISE       1
I__103/O                                  LocalMux                     330              3251   +INF  RISE       1
I__104/I                                  IoInMux                        0              3251   +INF  RISE       1
I__104/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__321/I                                            ClkMux                         0              2073  RISE       1
I__321/O                                            ClkMux                       309              2381  RISE       1
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst2.r_Hex_Encoding_i_0_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__105/I                                  LocalMux                       0              2921   +INF  RISE       1
I__105/O                                  LocalMux                     330              3251   +INF  RISE       1
I__106/I                                  IoInMux                        0              3251   +INF  RISE       1
I__106/O                                  IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN               IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                              Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__313/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__313/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__314/I                                            GlobalMux                      0              1918  RISE       1
I__314/O                                            GlobalMux                    154              2073  RISE       1
I__319/I                                            ClkMux                         0              2073  RISE       1
I__319/O                                            ClkMux                       309              2381  RISE       1
Inst.r_Hex_Encoding_i_5_LC_1_12_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst.r_Hex_Encoding_i_5_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__107/I                                 LocalMux                       0              2921   +INF  RISE       1
I__107/O                                 LocalMux                     330              3251   +INF  RISE       1
I__108/I                                 IoInMux                        0              3251   +INF  RISE       1
I__108/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                             Project_7_Segment_Top          0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

