

================================================================
== Vivado HLS Report for 'fe_add'
================================================================
* Date:           Mon Sep 25 21:40:18 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.82ns
ST_1: g_0_read11 (30)  [1/1] 0.00ns
:9  %g_0_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_0_read)

ST_1: f_0_read_9 (40)  [1/1] 0.00ns
:19  %f_0_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

ST_1: h0 (48)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:123
:27  %h0 = add nsw i32 %g_0_read11, %f_0_read_9


 <State 2>: 0.82ns
ST_2: g_1_read12 (29)  [1/1] 0.00ns
:8  %g_1_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_1_read)

ST_2: f_1_read_10 (39)  [1/1] 0.00ns
:18  %f_1_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

ST_2: h1 (49)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:124
:28  %h1 = add nsw i32 %g_1_read12, %f_1_read_10


 <State 3>: 0.82ns
ST_3: g_2_read13 (28)  [1/1] 0.00ns
:7  %g_2_read13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_2_read)

ST_3: f_2_read_10 (38)  [1/1] 0.00ns
:17  %f_2_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

ST_3: h2 (50)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:125
:29  %h2 = add nsw i32 %g_2_read13, %f_2_read_10


 <State 4>: 0.82ns
ST_4: g_3_read14 (27)  [1/1] 0.00ns
:6  %g_3_read14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_3_read)

ST_4: f_3_read_9 (37)  [1/1] 0.00ns
:16  %f_3_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

ST_4: h3 (51)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:126
:30  %h3 = add nsw i32 %g_3_read14, %f_3_read_9


 <State 5>: 0.82ns
ST_5: g_4_read_5 (26)  [1/1] 0.00ns
:5  %g_4_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_4_read)

ST_5: f_4_read_10 (36)  [1/1] 0.00ns
:15  %f_4_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

ST_5: h4 (52)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:127
:31  %h4 = add nsw i32 %g_4_read_5, %f_4_read_10


 <State 6>: 0.82ns
ST_6: g_5_read_5 (25)  [1/1] 0.00ns
:4  %g_5_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_5_read)

ST_6: f_5_read_10 (35)  [1/1] 0.00ns
:14  %f_5_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

ST_6: h5 (53)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:128
:32  %h5 = add nsw i32 %g_5_read_5, %f_5_read_10


 <State 7>: 0.82ns
ST_7: g_6_read_5 (24)  [1/1] 0.00ns
:3  %g_6_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_6_read)

ST_7: f_6_read_10 (34)  [1/1] 0.00ns
:13  %f_6_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

ST_7: h6 (54)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:129
:33  %h6 = add nsw i32 %g_6_read_5, %f_6_read_10


 <State 8>: 0.82ns
ST_8: g_7_read_5 (23)  [1/1] 0.00ns
:2  %g_7_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_7_read)

ST_8: f_7_read_10 (33)  [1/1] 0.00ns
:12  %f_7_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

ST_8: h7 (55)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:130
:34  %h7 = add nsw i32 %g_7_read_5, %f_7_read_10


 <State 9>: 0.82ns
ST_9: g_8_read_5 (22)  [1/1] 0.00ns
:1  %g_8_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_8_read)

ST_9: f_8_read_10 (32)  [1/1] 0.00ns
:11  %f_8_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

ST_9: h8 (56)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:131
:35  %h8 = add nsw i32 %g_8_read_5, %f_8_read_10


 <State 10>: 0.82ns
ST_10: g_9_read_5 (21)  [1/1] 0.00ns
:0  %g_9_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %g_9_read)

ST_10: f_9_read_10 (31)  [1/1] 0.00ns
:10  %f_9_read_10 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

ST_10: StgValue_40 (41)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:96
:20  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_41 (42)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:97
:21  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_42 (43)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:98
:22  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str36, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_43 (44)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:99
:23  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str4, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_44 (45)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:100
:24  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str5, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_45 (46)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:101
:25  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str6, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: StgValue_46 (47)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:102
:26  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

ST_10: h9 (57)  [1/1] 0.82ns  loc: ed25519/src/fe.cpp:132
:36  %h9 = add nsw i32 %g_9_read_5, %f_9_read_10

ST_10: mrv (58)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:37  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %h0, 0

ST_10: mrv_1 (59)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:38  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %h1, 1

ST_10: mrv_2 (60)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:39  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %h2, 2

ST_10: mrv_3 (61)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:40  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %h3, 3

ST_10: mrv_4 (62)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:41  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %h4, 4

ST_10: mrv_5 (63)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:42  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %h5, 5

ST_10: mrv_6 (64)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:43  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %h6, 6

ST_10: mrv_7 (65)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:44  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %h7, 7

ST_10: mrv_8 (66)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:45  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %h8, 8

ST_10: mrv_9 (67)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:46  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %h9, 9

ST_10: StgValue_58 (68)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:144
:47  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
g_0_read11  (read             ) [ 00000000000]
f_0_read_9  (read             ) [ 00000000000]
h0          (add              ) [ 00111111111]
g_1_read12  (read             ) [ 00000000000]
f_1_read_10 (read             ) [ 00000000000]
h1          (add              ) [ 00011111111]
g_2_read13  (read             ) [ 00000000000]
f_2_read_10 (read             ) [ 00000000000]
h2          (add              ) [ 00001111111]
g_3_read14  (read             ) [ 00000000000]
f_3_read_9  (read             ) [ 00000000000]
h3          (add              ) [ 00000111111]
g_4_read_5  (read             ) [ 00000000000]
f_4_read_10 (read             ) [ 00000000000]
h4          (add              ) [ 00000011111]
g_5_read_5  (read             ) [ 00000000000]
f_5_read_10 (read             ) [ 00000000000]
h5          (add              ) [ 00000001111]
g_6_read_5  (read             ) [ 00000000000]
f_6_read_10 (read             ) [ 00000000000]
h6          (add              ) [ 00000000111]
g_7_read_5  (read             ) [ 00000000000]
f_7_read_10 (read             ) [ 00000000000]
h7          (add              ) [ 00000000011]
g_8_read_5  (read             ) [ 00000000000]
f_8_read_10 (read             ) [ 00000000000]
h8          (add              ) [ 00000000001]
g_9_read_5  (read             ) [ 00000000000]
f_9_read_10 (read             ) [ 00000000000]
StgValue_40 (specresourcelimit) [ 00000000000]
StgValue_41 (specresourcelimit) [ 00000000000]
StgValue_42 (specresourcelimit) [ 00000000000]
StgValue_43 (specresourcelimit) [ 00000000000]
StgValue_44 (specresourcelimit) [ 00000000000]
StgValue_45 (specresourcelimit) [ 00000000000]
StgValue_46 (specresourcelimit) [ 00000000000]
h9          (add              ) [ 00000000000]
mrv         (insertvalue      ) [ 00000000000]
mrv_1       (insertvalue      ) [ 00000000000]
mrv_2       (insertvalue      ) [ 00000000000]
mrv_3       (insertvalue      ) [ 00000000000]
mrv_4       (insertvalue      ) [ 00000000000]
mrv_5       (insertvalue      ) [ 00000000000]
mrv_6       (insertvalue      ) [ 00000000000]
mrv_7       (insertvalue      ) [ 00000000000]
mrv_8       (insertvalue      ) [ 00000000000]
mrv_9       (insertvalue      ) [ 00000000000]
StgValue_58 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="g_0_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_0_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="g_1_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_1_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="g_2_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_2_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="g_3_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_3_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="g_4_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_4_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="g_5_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_5_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="g_6_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_6_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="g_7_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_7_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="g_8_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_8_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="g_9_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_9_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="g_0_read11_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_0_read11/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="f_0_read_9_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_0_read_9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="g_1_read12_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_1_read12/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="f_1_read_10_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_1_read_10/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="g_2_read13_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_2_read13/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="f_2_read_10_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_2_read_10/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="g_3_read14_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_3_read14/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="f_3_read_9_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_3_read_9/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="g_4_read_5_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_4_read_5/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="f_4_read_10_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_4_read_10/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="g_5_read_5_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_5_read_5/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="f_5_read_10_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_5_read_10/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="g_6_read_5_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_6_read_5/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="f_6_read_10_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_6_read_10/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="g_7_read_5_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_7_read_5/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="f_7_read_10_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_7_read_10/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="g_8_read_5_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_8_read_5/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="f_8_read_10_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_8_read_10/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="g_9_read_5_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_9_read_5/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="f_9_read_10_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_9_read_10/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h0/1 h1/2 h2/3 h3/4 h4/5 h5/6 h6/7 h7/8 h8/9 h9/10 "/>
</bind>
</comp>

<comp id="195" class="1005" name="h0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="9"/>
<pin id="197" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="h0 "/>
</bind>
</comp>

<comp id="203" class="1005" name="h1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="8"/>
<pin id="205" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="h1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="h2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="7"/>
<pin id="213" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="h2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="h3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="6"/>
<pin id="221" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="h3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="h4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="5"/>
<pin id="229" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="h4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="h5_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="4"/>
<pin id="237" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="h5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="h6_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="3"/>
<pin id="245" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="h6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="h7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2"/>
<pin id="253" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="h8_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mrv_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="320" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="9"/>
<pin id="274" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mrv_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="320" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="8"/>
<pin id="280" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mrv_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="320" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="7"/>
<pin id="286" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mrv_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="320" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="6"/>
<pin id="292" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mrv_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="320" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="5"/>
<pin id="298" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mrv_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="320" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="4"/>
<pin id="304" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mrv_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="320" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="3"/>
<pin id="310" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mrv_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="320" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="mrv_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="320" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mrv_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="320" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="64" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="70" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="198"><net_src comp="184" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="76" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="202"><net_src comp="82" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="88" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="210"><net_src comp="94" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="214"><net_src comp="184" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="100" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="218"><net_src comp="106" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="222"><net_src comp="184" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="112" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="226"><net_src comp="118" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="230"><net_src comp="184" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="124" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="234"><net_src comp="130" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="238"><net_src comp="184" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="136" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="242"><net_src comp="142" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="246"><net_src comp="184" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="148" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="250"><net_src comp="154" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="254"><net_src comp="184" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="160" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="258"><net_src comp="166" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="262"><net_src comp="184" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="172" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="266"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="195" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="203" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="211" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="219" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="227" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="235" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="243" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="251" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="259" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="184" pin="2"/><net_sink comp="325" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fe_add : f_0_read | {1 }
	Port: fe_add : f_1_read | {2 }
	Port: fe_add : f_2_read | {3 }
	Port: fe_add : f_3_read | {4 }
	Port: fe_add : f_4_read | {5 }
	Port: fe_add : f_5_read | {6 }
	Port: fe_add : f_6_read | {7 }
	Port: fe_add : f_7_read | {8 }
	Port: fe_add : f_8_read | {9 }
	Port: fe_add : f_9_read | {10 }
	Port: fe_add : g_0_read | {1 }
	Port: fe_add : g_1_read | {2 }
	Port: fe_add : g_2_read | {3 }
	Port: fe_add : g_3_read | {4 }
	Port: fe_add : g_4_read | {5 }
	Port: fe_add : g_5_read | {6 }
	Port: fe_add : g_6_read | {7 }
	Port: fe_add : g_7_read | {8 }
	Port: fe_add : g_8_read | {9 }
	Port: fe_add : g_9_read | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		StgValue_58 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        grp_fu_184       |   101   |    38   |
|----------|-------------------------|---------|---------|
|          |  g_0_read11_read_fu_64  |    0    |    0    |
|          |  f_0_read_9_read_fu_70  |    0    |    0    |
|          |  g_1_read12_read_fu_76  |    0    |    0    |
|          |  f_1_read_10_read_fu_82 |    0    |    0    |
|          |  g_2_read13_read_fu_88  |    0    |    0    |
|          |  f_2_read_10_read_fu_94 |    0    |    0    |
|          |  g_3_read14_read_fu_100 |    0    |    0    |
|          |  f_3_read_9_read_fu_106 |    0    |    0    |
|          |  g_4_read_5_read_fu_112 |    0    |    0    |
|   read   | f_4_read_10_read_fu_118 |    0    |    0    |
|          |  g_5_read_5_read_fu_124 |    0    |    0    |
|          | f_5_read_10_read_fu_130 |    0    |    0    |
|          |  g_6_read_5_read_fu_136 |    0    |    0    |
|          | f_6_read_10_read_fu_142 |    0    |    0    |
|          |  g_7_read_5_read_fu_148 |    0    |    0    |
|          | f_7_read_10_read_fu_154 |    0    |    0    |
|          |  g_8_read_5_read_fu_160 |    0    |    0    |
|          | f_8_read_10_read_fu_166 |    0    |    0    |
|          |  g_9_read_5_read_fu_172 |    0    |    0    |
|          | f_9_read_10_read_fu_178 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        mrv_fu_271       |    0    |    0    |
|          |       mrv_1_fu_277      |    0    |    0    |
|          |       mrv_2_fu_283      |    0    |    0    |
|          |       mrv_3_fu_289      |    0    |    0    |
|insertvalue|       mrv_4_fu_295      |    0    |    0    |
|          |       mrv_5_fu_301      |    0    |    0    |
|          |       mrv_6_fu_307      |    0    |    0    |
|          |       mrv_7_fu_313      |    0    |    0    |
|          |       mrv_8_fu_319      |    0    |    0    |
|          |       mrv_9_fu_325      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   101   |    38   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|h0_reg_195|   32   |
|h1_reg_203|   32   |
|h2_reg_211|   32   |
|h3_reg_219|   32   |
|h4_reg_227|   32   |
|h5_reg_235|   32   |
|h6_reg_243|   32   |
|h7_reg_251|   32   |
|h8_reg_259|   32   |
+----------+--------+
|   Total  |   288  |
+----------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_184 |  p0  |  10  |  32  |   320  ||    55   |
| grp_fu_184 |  p1  |  10  |  32  |   320  ||    55   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   640  || 1.50867 ||   110   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   101  |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   110  |
|  Register |    -   |   288  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   389  |   148  |
+-----------+--------+--------+--------+
