[Multi_Sdram]
A/Multi_Sdram=22|./../../../Multi_Sdram/Multi_Sdram.v|1|1*357869
B/Multi_Sdram=3*1185917
P/~emb=1304,1860,2329,2798
R=./../../../Multi_Sdram/Multi_Sdram.v|1

[SDRAM_TB]
A/SDRAM_TB=22|./../../../Multi_Sdram/Sdram_TB.v|131|1*406485
B/SDRAM_TB=3*1249435
P/~emb=57,415,579,709
R=./../../../Multi_Sdram/Sdram_TB.v|131

[SDRAM_Test]
A/SDRAM_Test=22|./../../../Multi_Sdram/Sdram_TB.v|2|1*98679
B/SDRAM_Test=3*310635
P/~emb=640,1439,1985,2544
R=./../../../Multi_Sdram/Sdram_TB.v|2

[SDRAM_Top]
A/SDRAM_Top=22|./../../../Multi_Sdram/Sdram_TB.v|2|1*395638
B/SDRAM_Top=3*1241242
P/~emb=638,1427,1979,2537
R=./../../../Multi_Sdram/Sdram_TB.v|2

[Sdram_Controller]
A/Sdram_Controller=22|./../../../Multi_Sdram/Sdram_Controller.v|1|1*375623
B/Sdram_Controller=3*1203388
P/~emb=1166,2061,2983,3522
R=./../../../Multi_Sdram/Sdram_Controller.v|1

[Sdram_Multiplexer]
A/Sdram_Multiplexer=22|./../../../Multi_Sdram/Sdram_Multiplexer.v|1|1*367698
B/Sdram_Multiplexer=3*1186046
P/~emb=1238,1634,2095,2152
R=./../../../Multi_Sdram/Sdram_Multiplexer.v|1

[command]
A/command=22|./../../../multi_sdram/command.v|1|1*310755
B/command=3*943881
P/~emb=1152,1863,2773,2830
R=./../../../multi_sdram/command.v|1

[control_interface]
A/control_interface=22|./../../../Multi_Sdram/control_interface.v|1|1*323003
B/control_interface=3*983785
P/~emb=991,1486,2039,2096
R=./../../../Multi_Sdram/control_interface.v|1

[mt48lc8m16a2]
A/mt48lc8m16a2=22|./../../../Multi_Sdram/mt48lc8m16a2.v|42|1*329940
B/mt48lc8m16a2=3*1010015
D/mt48lc8m16a2=4*0
P/~emb=771,2857,4947,4999
R=./../../../Multi_Sdram/mt48lc8m16a2.v|42

[sdr_data_path]
A/sdr_data_path=22|./../../../Multi_Sdram/sdr_data_path.v|1|1*390421
B/sdr_data_path=3*1232397
P/~emb=580,951,1315,1372
R=./../../../Multi_Sdram/sdr_data_path.v|1

[~A]
../../../../Multi_Sdram/command.v_control_interface.v_mt48lc8m16a2.v_Multi_Sdram.v_sdr_data_path.v_Sdram_Controller.v_Sdram_Multiplexer.v_Sdram_TB.v=61|0*43708*61190
../../../Multi_Sdram/Multi_Sdram.v=61|0*100072*101048
../../../Multi_Sdram/Sdram_Controller.v=61|0*109339*111894
../../../Multi_Sdram/Sdram_Multiplexer.v=61|0*115306*116384
../../../Multi_Sdram/Sdram_TB.v=61|0*120837*122496
../../../Multi_Sdram/command.v=61|0*67182*70563
../../../Multi_Sdram/command.v_control_interface.v_mt48lc8m16a2.v_Multi_Sdram.v_sdr_data_path.v_Sdram_Controller.v_Sdram_Multiplexer.v_Sdram_TB.v=61|0*215843*233335
../../../Multi_Sdram/control_interface.v=61|0*74157*75735
../../../Multi_Sdram/mt48lc8m16a2.v=61|0*88853*96640
../../../Multi_Sdram/sdr_data_path.v=61|0*103197*103960
LastVerilogToplevel=SDRAM_TB
ModifyID=351
Version=73

[~MFT]
0=65|0Sdram_TB.mgf|233335|20638
1=65|1Sdram_TB.mgf|406485|299911
3=65|3Sdram_TB.mgf|1249435|935687
4=0|4Sdram_TB.mgf|0|0

[~U]
Multi_Sdram=12|0*199493||144
SDRAM_TB=12|0*214734||144
SDRAM_Test=12|0*39754||128
SDRAM_Top=12|0*211890||128
Sdram_Controller=12|0*205378||144
Sdram_Multiplexer=12|0*202470||144
command=12|0*178514||144
control_interface=12|0*183797||144
mt48lc8m16a2=12|0*186896||144
sdr_data_path=12|0*210240||144

