#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-863-ged7734c7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5573dbffdd60 .scope module, "UART_TX_tb" "UART_TX_tb" 2 16;
 .timescale 0 0;
P_0x5573dbfff4a0 .param/l "BITS" 1 2 17, +C4<00000000000000000000000000001000>;
P_0x5573dbfff4e0 .param/l "PARITY" 1 2 19, +C4<00000000000000000000000000000001>;
P_0x5573dbfff520 .param/l "STOPBITS" 1 2 18, +C4<00000000000000000000000000000010>;
v0x5573dc0598a0_0 .var "clk", 0 0;
v0x5573dc059960_0 .var "data", 7 0;
v0x5573dc059a30_0 .var "data_ready", 0 0;
v0x5573dc059b30_0 .net "data_sent", 0 0, v0x5573dc0594c0_0;  1 drivers
v0x5573dc059c00_0 .var "rst", 0 0;
v0x5573dc059ca0_0 .net "rx", 0 0, v0x5573dc059720_0;  1 drivers
S_0x5573dc02a180 .scope module, "DUT" "UART_TX" 2 31, 3 16 0, S_0x5573dbffdd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "data_ready";
    .port_info 4 /OUTPUT 1 "data_sent";
    .port_info 5 /OUTPUT 1 "tx";
P_0x5573dc02a360 .param/l "BITLEN" 1 3 21, +C4<00000000000000000000000000010000>;
P_0x5573dc02a3a0 .param/l "BITS" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x5573dc02a3e0 .param/l "NUM_STATES" 1 3 28, +C4<00000000000000000000000000000101>;
P_0x5573dc02a420 .param/l "PARITY" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x5573dc02a460 .param/l "STATE_PARITY" 1 3 26, +C4<00000000000000000000000000001000>;
P_0x5573dc02a4a0 .param/l "STATE_SEND" 1 3 25, +C4<00000000000000000000000000000100>;
P_0x5573dc02a4e0 .param/l "STATE_START" 1 3 24, +C4<00000000000000000000000000000010>;
P_0x5573dc02a520 .param/l "STATE_STOP" 1 3 27, +C4<00000000000000000000000000010000>;
P_0x5573dc02a560 .param/l "STATE_WAIT" 1 3 23, +C4<00000000000000000000000000000001>;
P_0x5573dc02a5a0 .param/l "STOPBITS" 0 3 18, +C4<00000000000000000000000000000010>;
v0x5573dc02ab90_0 .var "STATE", 4 0;
v0x5573dc059040_0 .var "bits_sent", 3 0;
v0x5573dc059120_0 .net "clk", 0 0, v0x5573dc0598a0_0;  1 drivers
v0x5573dc0591f0_0 .var "counter", 5 0;
v0x5573dc0592d0_0 .net "data", 7 0, v0x5573dc059960_0;  1 drivers
v0x5573dc059400_0 .net "data_ready", 0 0, v0x5573dc059a30_0;  1 drivers
v0x5573dc0594c0_0 .var "data_sent", 0 0;
v0x5573dc059580_0 .net "rst", 0 0, v0x5573dc059c00_0;  1 drivers
v0x5573dc059640_0 .var "send_data", 7 0;
v0x5573dc059720_0 .var "tx", 0 0;
E_0x5573dc039460 .event posedge, v0x5573dc059120_0;
    .scope S_0x5573dc02a180;
T_0 ;
    %wait E_0x5573dc039460;
    %load/vec4 v0x5573dc059580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573dc059040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5573dc059640_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573dc0594c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5573dc02ab90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5573dc059400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573dc0594c0_0, 0;
    %load/vec4 v0x5573dc0592d0_0;
    %assign/vec4 v0x5573dc059640_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573dc059720_0, 0;
    %load/vec4 v0x5573dc0591f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %load/vec4 v0x5573dc0591f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573dc059040_0, 0;
T_0.10 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5573dc0591f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %load/vec4 v0x5573dc059640_0;
    %load/vec4 v0x5573dc059040_0;
    %part/u 1;
    %assign/vec4 v0x5573dc059720_0, 0;
    %load/vec4 v0x5573dc0591f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %load/vec4 v0x5573dc059040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5573dc059040_0, 0;
    %load/vec4 v0x5573dc059040_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5573dc059040_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
T_0.14 ;
T_0.12 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5573dc0591f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %load/vec4 v0x5573dc059640_0;
    %xnor/r;
    %assign/vec4 v0x5573dc059720_0, 0;
    %load/vec4 v0x5573dc0591f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
T_0.16 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5573dc0591f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5573dc0591f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573dc059720_0, 0;
    %load/vec4 v0x5573dc0591f0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5573dc02ab90_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x5573dc059720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573dc0594c0_0, 0;
T_0.18 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5573dbffdd60;
T_1 ;
    %pushi/vec4 87, 0, 8;
    %store/vec4 v0x5573dc059960_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5573dbffdd60;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5573dc0598a0_0;
    %nor/r;
    %store/vec4 v0x5573dc0598a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5573dbffdd60;
T_3 ;
    %vpi_call 2 43 "$dumpfile", "UART_TX.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5573dc02a180 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573dc0598a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573dc059c00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573dc059c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573dc059a30_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573dc059a30_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_TX_tb.v";
    "UART_TX.v";
