0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/project_2/project_2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/LLbit_reg.v,1394184870,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,LLbit_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/ctrl.v,1393645206,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,ctrl,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/data_ram.v,1396157746,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,data_ram,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,1393943882,verilog,,,,,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/div.v,1393725174,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,div,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/ex.v,1496708673,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/ex_mem.v,1393990092,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,ex_mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/hilo_reg.v,1392001756,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,hilo_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/id.v,1496708734,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,id,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/id_ex.v,1394808456,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,id_ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/if_id.v,1393429266,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,if_id,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/inst_rom.v,1496708892,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,inst_rom,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/mem.v,1406795924,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/mem_wb.v,1394241256,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,mem_wb,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/openmips.v,1496708799,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,openmips,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc.v,1396158784,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,openmips_min_sopc,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc_tb.v,1393726614,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,openmips_min_sopc_tb,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/pc_reg.v,1396152740,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,pc_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/regfile.v,1391781824,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter9_3/defines.v,regfile,,,,,,,,
