{
 "Device" : "GW1NZ-1",
 "Files" : [
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/ansiescape.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charBuffer/charBuffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charROM/charROM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charbufferinit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/clockGen/clockGen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/clockGenALT/clockGenALT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/heartbeat.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/hvsync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/kbd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/kbdrom/kbdrom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/ps2receiver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/regFifo4x8/regFifo4x8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vga.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/arb2x1.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}