module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    wire [7:0] q1, q2, q3;
    my_dff8 mod1 (clk, d[7:0], q1[7:0]);
    my_dff8 mod2 (clk, q1, q2);
    my_dff8 mod3 (clk, q2, q3);
    always @(*)
        case (sel)
            0: q[7:0] = d[7:0];
            1: q[7:0] = q1[7:0];
            2: q[7:0] = q2[7:0];
            3: q[7:0] = q3[7:0];
        endcase

endmodule
