package:
  name: hyperbus
  authors:
    - "Armin Berger <bergerar@ethz.ch>"
    - "Stephan Keck <kecks@ethz.ch>"
    - "Thomas Benz <tbenz@iis.ee.ethz.ch>"
    - "Paul Scheffler <paulsc@iis.ee.ethz.ch>"
    - "Luca Valente <luca.valente@unibo.it>"

dependencies:
  common_cells:        { git: "https://github.com/pulp-platform/common_cells.git", version: 1.21.0 }
  axi:                 { git: "https://github.com/pulp-platform/axi.git", version: 0.35.3 }
  udma_core:           { git: "https://github.com/Alsaqr-platform/udma_core.git", version: 2.0.0 }
  tech_cells_generic:  { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.4  }
  register_interface:  { git: "git@github.com:AlSaqr-platform/register_interface.git",   version:  0.3.2 }
  common_pads:         { git: "git@github.com:AlSaqr-platform/common_pads.git", version: 0.0.4 }

sources:
  files:
    - target: all(synthesis)
      files:
        - src/hyperbus_synth_wrap.sv
    - target: all(synthesis,tsmc65)
      files:
        - tsmc65/sourcecode/tc_clk.sv
    - target: all(fpga,xilinx)
      defines:
        FPGA_EMUL: ~
      files:
        - models/generic_delay_D4_O1_3P750_CG0.fpga.sv
    - target: test
      files:
        - models/generic_delay_D4_O1_3P750_CG0.behav.sv
    - target: all(asic,gf22)
      defines:
        GF22_DELAY_LINES: ~
      files:
        - models/techcells/tc_clk_gf22.sv
    - src/hyperbus_pkg.sv
    - src/udma_hyper/udma_hyper_busy.sv
    - src/udma_hyper/udma_cmd_queue.sv
    - src/udma_hyper/udma_hyper_reg_if_common.sv
    - src/udma_hyper/udma_hyper_reg_if_mulid.sv
    - src/udma_hyper/hyper_twd_trans_spliter.sv
    - src/udma_hyper/udma_rxbuffer.sv
    - src/udma_hyper/udma_txbuffer.sv
    - src/udma_hyper/udma_hyper_ctrl.sv
    - src/udma_hyper/hyper_unpack.sv
    - src/udma_hyper/udma_cfg_outbuff.sv
    - src/udma_hyper/udma_hyper_busy_phy.sv
    - src/udma_hyper/udma_hyper.sv
    - src/hyperbus_clk_gen.sv
    - src/hyperbus_clock_diff_out.sv
    - src/hyperbus_w2phy.sv
    - src/hyperbus_phy2r.sv
    - src/hyperbus_ddr_out.sv
    - src/hyperbus_delay.sv
    - src/hyperbus_trx.sv
    - src/hyperbus_cfg_regs.sv
    - src/hyperbus_phy.sv
    - src/hyperbus_phy_if.sv
    - src/hyperbus_axi.sv
    - src/hyperbus_arbiter.sv
    - src/hyperbus_async_macro.sv
    - target: post_synth_sim
      files:
        - gf22/innovus/trial3/out/hyperbus_synth_wrap.v
    - target: test
      files:
        # Device models. TODO: extend
        - models/s27ks0641/s27ks0641.v
        # Testbench
        - test/fixture_hyperbus.sv
        - test/hyperbus_tb.sv
        - test/dut_if.sv
        - test/axi_hyper_tb.sv
    - src/hyperbus.sv
