Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 15 17:30:34 2016
| Host         : ilim-Lenovo-YOGA-700-14ISK running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 342 register/latch pins with no clock driven by root clock pin: design_1_i/bus_doubler_0/inst/out_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.241        0.000                      0                21200        0.042        0.000                      0                21038        0.264        0.000                       0                  8503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
channel_x_clk_p                    {0.000 15.384}       30.769          32.500          
  rx_mmcmout_x1                    {15.384 30.769}      30.769          32.500          
  rx_mmcmout_xs                    {2.198 4.396}        4.396           227.502         
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 12.302}       24.603          40.645          
  clk_out2_design_1_clk_wiz_0_0    {0.000 6.349}        12.698          78.750          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
diff_clock_clk_p                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                     10.384        0.000                       0                     1  
  rx_mmcmout_x1                         26.017        0.000                      0                 3005        0.042        0.000                      0                 2879       14.604        0.000                       0                  1507  
  rx_mmcmout_xs                                                                                                                                                                      2.796        0.000                       0                    56  
clk_fpga_0                               1.035        0.000                      0                10323        0.060        0.000                      0                10323        4.220        0.000                       0                  4502  
clk_fpga_1                                                                                                                                                                           8.400        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         12.333        0.000                      0                 3743        0.068        0.000                      0                 3707       11.392        0.000                       0                  1627  
  clk_out2_design_1_clk_wiz_0_0          0.241        0.000                      0                 4119        0.078        0.000                      0                 4119        5.569        0.000                       0                   803  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      2.633        0.000                       0                     3  
diff_clock_clk_p                                                                                                                                                                     0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       22.906        0.000                      0                    4        0.309        0.000                      0                    4  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       10.531        0.000                      0                    4        0.343        0.000                      0                    4  
**async_default**              rx_mmcmout_x1                  rx_mmcmout_x1                       28.949        0.000                      0                    2        0.732        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform(ns):       { 0.000 15.384 }
Period(ns):         30.769
Sources:            { channel_x_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.769      29.520     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       26.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.017ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_max_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.367ns  (logic 0.361ns (8.267%)  route 4.006ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.568ns = ( 45.586 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X2Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/Q
                         net (fo=162, routed)         1.418    16.372    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.053    16.425 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_i_1__3/O
                         net (fo=68, routed)          2.588    19.013    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/p_12_in
    SLICE_X8Y60          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_max_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.348    45.586    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/CLK
    SLICE_X8Y60          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_max_reg/C
                         clock pessimism             -0.244    45.342    
                         clock uncertainty           -0.093    45.249    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.219    45.030    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_max_reg
  -------------------------------------------------------------------
                         required time                         45.030    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 26.017    

Slack (MET) :             26.017ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.367ns  (logic 0.361ns (8.267%)  route 4.006ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.568ns = ( 45.586 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X2Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/Q
                         net (fo=162, routed)         1.418    16.372    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.053    16.425 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_i_1__3/O
                         net (fo=68, routed)          2.588    19.013    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/p_12_in
    SLICE_X8Y60          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.348    45.586    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/CLK
    SLICE_X8Y60          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_reg/C
                         clock pessimism             -0.244    45.342    
                         clock uncertainty           -0.093    45.249    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.219    45.030    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_reg
  -------------------------------------------------------------------
                         required time                         45.030    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 26.017    

Slack (MET) :             26.102ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.252ns  (logic 0.361ns (8.491%)  route 3.891ns (91.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 45.581 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X2Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/Q
                         net (fo=162, routed)         1.418    16.372    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.053    16.425 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_i_1__3/O
                         net (fo=68, routed)          2.472    18.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/p_12_in
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.343    45.581    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[3]/C
                         clock pessimism             -0.244    45.337    
                         clock uncertainty           -0.093    45.244    
    SLICE_X9Y67          FDRE (Setup_fdre_C_CE)      -0.244    45.000    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                         45.000    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                 26.102    

Slack (MET) :             26.102ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.252ns  (logic 0.361ns (8.491%)  route 3.891ns (91.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 45.581 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X2Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/Q
                         net (fo=162, routed)         1.418    16.372    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.053    16.425 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_i_1__3/O
                         net (fo=68, routed)          2.472    18.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/p_12_in
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.343    45.581    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[4]/C
                         clock pessimism             -0.244    45.337    
                         clock uncertainty           -0.093    45.244    
    SLICE_X9Y67          FDRE (Setup_fdre_C_CE)      -0.244    45.000    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[4]
  -------------------------------------------------------------------
                         required time                         45.000    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                 26.102    

Slack (MET) :             26.102ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.252ns  (logic 0.361ns (8.491%)  route 3.891ns (91.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 45.581 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X2Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/not_bs_finished_reg/Q
                         net (fo=162, routed)         1.418    16.372    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.053    16.425 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_min_i_1__3/O
                         net (fo=68, routed)          2.472    18.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/p_12_in
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.343    45.581    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X9Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/C
                         clock pessimism             -0.244    45.337    
                         clock uncertainty           -0.093    45.244    
    SLICE_X9Y67          FDRE (Setup_fdre_C_CE)      -0.244    45.000    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.000    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                 26.102    

Slack (MET) :             26.156ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.265ns  (logic 0.322ns (7.550%)  route 3.943ns (92.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X3Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.269    14.915 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=162, routed)         3.173    18.088    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/not_bs_finished_reg
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.053    18.141 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9/O
                         net (fo=6, routed)           0.770    18.911    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9_n_0
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[1]/C
                         clock pessimism             -0.316    45.527    
                         clock uncertainty           -0.093    45.434    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.367    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[1]
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                 26.156    

Slack (MET) :             26.156ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.265ns  (logic 0.322ns (7.550%)  route 3.943ns (92.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X3Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.269    14.915 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=162, routed)         3.173    18.088    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/not_bs_finished_reg
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.053    18.141 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9/O
                         net (fo=6, routed)           0.770    18.911    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9_n_0
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[2]/C
                         clock pessimism             -0.316    45.527    
                         clock uncertainty           -0.093    45.434    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.367    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[2]
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                 26.156    

Slack (MET) :             26.156ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.265ns  (logic 0.322ns (7.550%)  route 3.943ns (92.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X3Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.269    14.915 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=162, routed)         3.173    18.088    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/not_bs_finished_reg
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.053    18.141 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9/O
                         net (fo=6, routed)           0.770    18.911    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9_n_0
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X3Y44          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[4]/C
                         clock pessimism             -0.316    45.527    
                         clock uncertainty           -0.093    45.434    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.367    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[4]
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                 26.156    

Slack (MET) :             26.156ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.265ns  (logic 0.322ns (7.550%)  route 3.943ns (92.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X3Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.269    14.915 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=162, routed)         3.173    18.088    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/not_bs_finished_reg
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.053    18.141 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9/O
                         net (fo=6, routed)           0.770    18.911    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__9_n_0
    SLICE_X3Y44          FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X3Y44          FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[5]/C
                         clock pessimism             -0.316    45.527    
                         clock uncertainty           -0.093    45.434    
    SLICE_X3Y44          FDSE (Setup_fdse_C_S)       -0.367    45.067    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/pdcount_reg[5]
  -------------------------------------------------------------------
                         required time                         45.067    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                 26.156    

Slack (MET) :             26.176ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/meq_max_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.244ns  (logic 0.361ns (8.505%)  route 3.883ns (91.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 45.649 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 14.652 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.509    14.652    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X2Y81          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.308    14.960 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=142, routed)         2.258    17.219    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/not_bs_finished_reg
    SLICE_X9Y93          LUT1 (Prop_lut1_I0_O)        0.053    17.272 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/pd_min_i_1/O
                         net (fo=68, routed)          1.625    18.897    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/E[0]
    SLICE_X3Y96          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/meq_max_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.411    45.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/c_delay_in_reg[4]
    SLICE_X3Y96          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/meq_max_reg/C
                         clock pessimism             -0.239    45.410    
                         clock uncertainty           -0.093    45.317    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.244    45.073    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/meq_max_reg
  -------------------------------------------------------------------
                         required time                         45.073    
                         arrival time                         -18.897    
  -------------------------------------------------------------------
                         slack                                 26.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[60]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 15.714 - 15.384 ) 
    Source Clock Delay      (SCD):    0.135ns = ( 15.520 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.577    15.520    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X9Y68          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.100    15.620 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.055    15.675    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[60]
    SLICE_X8Y68          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[60]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.777    15.714    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y68          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[60]_srl2/CLK
                         clock pessimism             -0.184    15.531    
    SLICE_X8Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    15.633    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[60]_srl2
  -------------------------------------------------------------------
                         required time                        -15.633    
                         arrival time                          15.675    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[55]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.822%)  route 0.099ns (48.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 15.716 - 15.384 ) 
    Source Clock Delay      (SCD):    0.136ns = ( 15.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.578    15.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X8Y67          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.107    15.628 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[4]/Q
                         net (fo=1, routed)           0.099    15.727    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[55]
    SLICE_X8Y66          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[55]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.779    15.716    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y66          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[55]_srl2/CLK
                         clock pessimism             -0.183    15.534    
    SLICE_X8Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    15.652    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[55]_srl2
  -------------------------------------------------------------------
                         required time                        -15.652    
                         arrival time                          15.727    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/mdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.315ns  (logic 0.132ns (41.852%)  route 0.183ns (58.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 15.755 - 15.384 ) 
    Source Clock Delay      (SCD):    0.226ns = ( 15.611 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.668    15.611    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X5Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/mdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100    15.711 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/mdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.183    15.894    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/mdataoutc[2]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.032    15.926 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out[2]_i_1__9/O
                         net (fo=1, routed)           0.000    15.926    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out[2]_i_1__9_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.818    15.755    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X6Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.003    15.753    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.096    15.849    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.849    
                         arrival time                          15.926    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.498%)  route 0.138ns (48.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 15.755 - 15.384 ) 
    Source Clock Delay      (SCD):    0.226ns = ( 15.611 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.668    15.611    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X6Y49          FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDSE (Prop_fdse_C_Q)         0.118    15.729 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/Q
                         net (fo=8, routed)           0.138    15.866    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.028    15.894 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc[2]_i_1__9/O
                         net (fo=1, routed)           0.000    15.894    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc[2]_i_1__9_n_0
    SLICE_X5Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.818    15.755    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X5Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[2]/C
                         clock pessimism             -0.003    15.753    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.061    15.814    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.814    
                         arrival time                          15.894    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.137%)  route 0.140ns (48.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 15.755 - 15.384 ) 
    Source Clock Delay      (SCD):    0.226ns = ( 15.611 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.668    15.611    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X6Y49          FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDSE (Prop_fdse_C_Q)         0.118    15.729 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux_reg[0]/Q
                         net (fo=8, routed)           0.140    15.868    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_mux[0]
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.028    15.896 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc[3]_i_1__9/O
                         net (fo=1, routed)           0.000    15.896    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc[3]_i_1__9_n_0
    SLICE_X5Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.818    15.755    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/CLK
    SLICE_X5Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[3]/C
                         clock pessimism             -0.003    15.753    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.061    15.814    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.814    
                         arrival time                          15.896    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[78]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 15.711 - 15.384 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 15.517 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.574    15.517    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/CLK
    SLICE_X9Y71          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100    15.617 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.101    15.717    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[78]
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[78]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.774    15.711    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[78]_srl2/CLK
                         clock pessimism             -0.184    15.528    
    SLICE_X8Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    15.622    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[78]_srl2
  -------------------------------------------------------------------
                         required time                        -15.622    
                         arrival time                          15.717    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.333ns = ( 15.717 - 15.384 ) 
    Source Clock Delay      (SCD):    0.138ns = ( 15.523 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.580    15.523    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/CLK
    SLICE_X9Y65          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.100    15.623 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.109    15.732    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[37]
    SLICE_X8Y65          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.780    15.717    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y65          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2/CLK
                         clock pessimism             -0.184    15.534    
    SLICE_X8Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    15.633    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2
  -------------------------------------------------------------------
                         required time                        -15.633    
                         arrival time                          15.732    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[59]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 15.714 - 15.384 ) 
    Source Clock Delay      (SCD):    0.135ns = ( 15.520 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.577    15.520    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/CLK
    SLICE_X9Y68          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.100    15.620 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.109    15.729    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[59]
    SLICE_X8Y68          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[59]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.777    15.714    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y68          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[59]_srl2/CLK
                         clock pessimism             -0.184    15.531    
    SLICE_X8Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    15.626    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[59]_srl2
  -------------------------------------------------------------------
                         required time                        -15.626    
                         arrival time                          15.729    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 15.711 - 15.384 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 15.517 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.574    15.517    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/CLK
    SLICE_X9Y71          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.100    15.617 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.109    15.726    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[75]
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.774    15.711    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/CLK
                         clock pessimism             -0.184    15.528    
    SLICE_X8Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    15.623    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2
  -------------------------------------------------------------------
                         required time                        -15.623    
                         arrival time                          15.726    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pdcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 15.721 - 15.384 ) 
    Source Clock Delay      (SCD):    0.140ns = ( 15.525 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.582    15.525    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/CLK
    SLICE_X11Y88         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pdcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.100    15.625 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pdcount_reg[3]/Q
                         net (fo=9, routed)           0.077    15.702    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pdcount_reg[3]
    SLICE_X10Y88         LUT6 (Prop_lut6_I1_O)        0.028    15.730 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min_i_1__6/O
                         net (fo=1, routed)           0.000    15.730    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min0
    SLICE_X10Y88         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.784    15.721    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/CLK
    SLICE_X10Y88         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min_reg/C
                         clock pessimism             -0.186    15.536    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.087    15.623    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[3].dc_inst/pd_min_reg
  -------------------------------------------------------------------
                         required time                        -15.623    
                         arrival time                          15.730    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform(ns):       { 15.384 30.769 }
Period(ns):         30.769
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y15     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y13     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB18_X0Y28     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y52     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y51     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.769      182.591    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y79      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y66      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[48]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y66      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[49]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[35]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[36]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[37]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[38]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y65      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y81      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y81      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform(ns):       { 2.198 4.396 }
Period(ns):         4.396
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         4.396       2.796      BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.396       208.964    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 0.269ns (3.234%)  route 8.049ns (96.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=37, routed)          8.049    10.763    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.365    12.381    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.431    
                         clock uncertainty           -0.154    12.276    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479    11.797    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 0.269ns (3.354%)  route 7.751ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=37, routed)          7.751    10.465    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.369    12.385    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.435    
                         clock uncertainty           -0.154    12.280    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479    11.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.269ns (3.381%)  route 7.687ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.391     2.447    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X43Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.269     2.716 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/Q
                         net (fo=32, routed)          7.687    10.403    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.365    12.381    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.431    
                         clock uncertainty           -0.154    12.276    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.479    11.797    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.269ns (3.484%)  route 7.453ns (96.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 12.387 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=37, routed)          7.453    10.167    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.371    12.387    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.437    
                         clock uncertainty           -0.154    12.282    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479    11.803    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.269ns (3.488%)  route 7.444ns (96.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.390     2.446    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X40Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_fdre_C_Q)         0.269     2.715 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=32, routed)          7.444    10.159    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.365    12.381    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.431    
                         clock uncertainty           -0.154    12.276    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.479    11.797    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.269ns (3.513%)  route 7.389ns (96.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.391     2.447    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X43Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.269     2.716 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[16]/Q
                         net (fo=32, routed)          7.389    10.105    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.369    12.385    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.435    
                         clock uncertainty           -0.154    12.280    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.479    11.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.269ns (3.614%)  route 7.174ns (96.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y144        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/Q
                         net (fo=39, routed)          7.174     9.888    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.365    12.381    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.431    
                         clock uncertainty           -0.154    12.276    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.479    11.797    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.269ns (3.624%)  route 7.155ns (96.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 12.388 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.389     2.445    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X45Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.269     2.714 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=37, routed)          7.155     9.869    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y29         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.372    12.388    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y29         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.438    
                         clock uncertainty           -0.154    12.283    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479    11.804    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 0.269ns (3.628%)  route 7.146ns (96.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.390     2.446    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X40Y145        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_fdre_C_Q)         0.269     2.715 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=32, routed)          7.146     9.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.369    12.385    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.435    
                         clock uncertainty           -0.154    12.280    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.479    11.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 0.322ns (4.275%)  route 7.211ns (95.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.410     2.466    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X27Y129        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.269     2.735 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=46, routed)          0.920     3.655    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X40Y130        LUT1 (Prop_lut1_I0_O)        0.053     3.708 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=170, routed)         6.291     9.999    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/rsta
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        1.369    12.385    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.435    
                         clock uncertainty           -0.154    12.280    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.976    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.583%)  route 0.165ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.528     0.870    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X64Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDRE (Prop_fdre_C_Q)         0.091     0.961 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/Q
                         net (fo=2, routed)           0.165     1.126    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rdata[24]
    SLICE_X57Y149        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.730     1.110    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/aclk
    SLICE_X57Y149        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.046     1.064    
    SLICE_X57Y149        FDRE (Hold_fdre_C_D)         0.002     1.066    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.666%)  route 0.165ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.517     0.859    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X57Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.100     0.959 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=77, routed)          0.165     1.124    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/areset_d1
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.723     1.103    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.046     1.057    
    SLICE_X58Y132        FDRE (Hold_fdre_C_R)         0.006     1.063    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.666%)  route 0.165ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.517     0.859    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X57Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.100     0.959 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=77, routed)          0.165     1.124    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/areset_d1
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.723     1.103    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                         clock pessimism             -0.046     1.057    
    SLICE_X58Y132        FDRE (Hold_fdre_C_R)         0.006     1.063    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.666%)  route 0.165ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.517     0.859    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X57Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.100     0.959 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=77, routed)          0.165     1.124    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/areset_d1
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.723     1.103    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.046     1.057    
    SLICE_X58Y132        FDRE (Hold_fdre_C_R)         0.006     1.063    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.666%)  route 0.165ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.517     0.859    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X57Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.100     0.959 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=77, routed)          0.165     1.124    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/areset_d1
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.723     1.103    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X58Y132        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                         clock pessimism             -0.046     1.057    
    SLICE_X58Y132        FDRE (Hold_fdre_C_R)         0.006     1.063    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.720%)  route 0.206ns (67.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.523     0.865    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X57Y143        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.206     1.171    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_axi_rdata[5]
    SLICE_X60Y143        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.731     1.111    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/aclk
    SLICE_X60Y143        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.046     1.065    
    SLICE_X60Y143        FDRE (Hold_fdre_C_D)         0.043     1.108    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.792%)  route 0.109ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.611     0.953    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y152        FDRE                                         r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.053 r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.109     1.162    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[18]
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.838     1.218    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.231     0.987    
    SLICE_X42Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.086    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.012%)  route 0.108ns (51.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.611     0.953    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y152        FDRE                                         r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.053 r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.108     1.161    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.838     1.218    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.231     0.987    
    SLICE_X42Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.081    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.529%)  route 0.115ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.612     0.954    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y154        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_fdre_C_Q)         0.100     1.054 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.169    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X34Y154        SRL16E                                       r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.838     1.218    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X34Y154        SRL16E                                       r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.231     0.987    
    SLICE_X34Y154        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.085    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.610     0.952    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X45Y153        FDRE                                         r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y153        FDRE (Prop_fdre_C_Q)         0.100     1.052 r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.101     1.153    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X46Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4502, routed)        0.837     1.217    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y152        SRL16E                                       r  design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.250     0.967    
    SLICE_X46Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.069    design_1_i/axi_mem_intercon/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y30   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y25   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y34   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y36   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y33   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y36   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y35   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y30   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y155  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y155  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X38Y156  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y148  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y148  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y148  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y148  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y149  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y149  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y149  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X58Y149  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y155  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y155  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.333ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.609ns  (logic 0.598ns (5.151%)  route 11.011ns (94.849%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 25.978 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.685    12.292    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    SLICE_X72Y82         LUT2 (Prop_lut2_I1_O)        0.064    12.356 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_271/O
                         net (fo=1, routed)           0.696    13.052    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_139
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.373    25.978    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.010    25.988    
                         clock uncertainty           -0.113    25.875    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.490    25.385    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 12.333    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.250ns  (logic 0.587ns (5.218%)  route 10.663ns (94.782%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 25.883 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.622    12.693    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y81         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.278    25.883    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y81         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]/C
                         clock pessimism              0.010    25.893    
                         clock uncertainty           -0.113    25.780    
    SLICE_X71Y81         FDRE (Setup_fdre_C_R)       -0.367    25.413    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]
  -------------------------------------------------------------------
                         required time                         25.413    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                 12.721    

Slack (MET) :             12.730ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.238ns  (logic 0.587ns (5.223%)  route 10.651ns (94.777%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.610    12.681    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/C
                         clock pessimism              0.010    25.891    
                         clock uncertainty           -0.113    25.778    
    SLICE_X71Y79         FDRE (Setup_fdre_C_R)       -0.367    25.411    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]
  -------------------------------------------------------------------
                         required time                         25.411    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 12.730    

Slack (MET) :             12.730ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.238ns  (logic 0.587ns (5.223%)  route 10.651ns (94.777%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.610    12.681    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/C
                         clock pessimism              0.010    25.891    
                         clock uncertainty           -0.113    25.778    
    SLICE_X71Y79         FDRE (Setup_fdre_C_R)       -0.367    25.411    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]
  -------------------------------------------------------------------
                         required time                         25.411    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 12.730    

Slack (MET) :             12.730ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.238ns  (logic 0.587ns (5.223%)  route 10.651ns (94.777%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.610    12.681    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/C
                         clock pessimism              0.010    25.891    
                         clock uncertainty           -0.113    25.778    
    SLICE_X71Y79         FDRE (Setup_fdre_C_R)       -0.367    25.411    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]
  -------------------------------------------------------------------
                         required time                         25.411    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 12.730    

Slack (MET) :             12.730ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.238ns  (logic 0.587ns (5.223%)  route 10.651ns (94.777%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.610    12.681    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y79         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/C
                         clock pessimism              0.010    25.891    
                         clock uncertainty           -0.113    25.778    
    SLICE_X71Y79         FDRE (Setup_fdre_C_R)       -0.367    25.411    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]
  -------------------------------------------------------------------
                         required time                         25.411    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 12.730    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.587ns (5.266%)  route 10.560ns (94.734%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.518    12.590    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/C
                         clock pessimism              0.010    25.892    
                         clock uncertainty           -0.113    25.779    
    SLICE_X71Y80         FDRE (Setup_fdre_C_R)       -0.367    25.412    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]
  -------------------------------------------------------------------
                         required time                         25.412    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.587ns (5.266%)  route 10.560ns (94.734%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.518    12.590    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
                         clock pessimism              0.010    25.892    
                         clock uncertainty           -0.113    25.779    
    SLICE_X71Y80         FDRE (Setup_fdre_C_R)       -0.367    25.412    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]
  -------------------------------------------------------------------
                         required time                         25.412    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.587ns (5.266%)  route 10.560ns (94.734%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.518    12.590    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/C
                         clock pessimism              0.010    25.892    
                         clock uncertainty           -0.113    25.779    
    SLICE_X71Y80         FDRE (Setup_fdre_C_R)       -0.367    25.412    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]
  -------------------------------------------------------------------
                         required time                         25.412    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.587ns (5.266%)  route 10.560ns (94.734%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.441     1.443    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.269     1.712 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=146, routed)         3.274     4.986    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X22Y86         LUT5 (Prop_lut5_I1_O)        0.053     5.039 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     5.175    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0_i_1_n_0
    SLICE_X22Y86         LUT6 (Prop_lut6_I5_O)        0.053     5.228 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tuser[7]_INST_0/O
                         net (fo=1, routed)           0.575     5.803    design_1_i/util_reduced_logic_0/Op1[7]
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.053     5.856 r  design_1_i/util_reduced_logic_0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.259    design_1_i/util_reduced_logic_0/Res_INST_0_i_1_n_0
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.053     6.312 r  design_1_i/util_reduced_logic_0/Res_INST_0/O
                         net (fo=2, routed)           1.242     7.554    design_1_i/address_gen_param_0/inst/sof
    SLICE_X43Y108        LUT3 (Prop_lut3_I2_O)        0.053     7.607 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=318, routed)         4.411    12.018    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I4_O)        0.053    12.071 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.518    12.590    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[9]/C
                         clock pessimism              0.010    25.892    
                         clock uncertainty           -0.113    25.779    
    SLICE_X71Y80         FDRE (Setup_fdre_C_R)       -0.367    25.412    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[9]
  -------------------------------------------------------------------
                         required time                         25.412    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 12.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.797%)  route 0.194ns (60.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.525     0.527    design_1_i/address_gen_param_0/inst/clk
    SLICE_X61Y111        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[23]/Q
                         net (fo=2, routed)           0.194     0.821    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[23]
    SLICE_X56Y112        LUT6 (Prop_lut6_I0_O)        0.028     0.849 r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[23]_i_1/O
                         net (fo=1, routed)           0.000     0.849    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[23]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.727     0.729    design_1_i/address_gen_param_0/inst/clk
    SLICE_X56Y112        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[23]/C
                         clock pessimism             -0.008     0.721    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.060     0.781    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.713%)  route 0.215ns (68.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.539     0.541    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/Q
                         net (fo=4, routed)           0.215     0.856    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.774     0.776    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.186     0.590    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.773    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_user_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.578     0.580    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X23Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_user_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_fdre_C_Q)         0.100     0.680 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_user_reg[15]/Q
                         net (fo=1, routed)           0.055     0.735    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/acc_user_reg[39][15]
    SLICE_X22Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.779     0.781    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X22Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[15]/C
                         clock pessimism             -0.190     0.591    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.059     0.650    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.549%)  route 0.213ns (62.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.525     0.527    design_1_i/address_gen_param_0/inst/clk
    SLICE_X59Y111        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[17]/Q
                         net (fo=2, routed)           0.213     0.840    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[17]
    SLICE_X56Y114        LUT6 (Prop_lut6_I0_O)        0.028     0.868 r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[17]_i_1/O
                         net (fo=1, routed)           0.000     0.868    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[17]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.726     0.728    design_1_i/address_gen_param_0/inst/clk
    SLICE_X56Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[17]/C
                         clock pessimism             -0.008     0.720    
    SLICE_X56Y114        FDRE (Hold_fdre_C_D)         0.060     0.780    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.285%)  route 0.215ns (62.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.525     0.527    design_1_i/address_gen_param_0/inst/clk
    SLICE_X59Y111        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[19]/Q
                         net (fo=2, routed)           0.215     0.842    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[19]
    SLICE_X56Y114        LUT6 (Prop_lut6_I0_O)        0.028     0.870 r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[19]_i_1/O
                         net (fo=1, routed)           0.000     0.870    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[19]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.726     0.728    design_1_i/address_gen_param_0/inst/clk
    SLICE_X56Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[19]/C
                         clock pessimism             -0.008     0.720    
    SLICE_X56Y114        FDRE (Hold_fdre_C_D)         0.061     0.781    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.624%)  route 0.227ns (69.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.539     0.541    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/Q
                         net (fo=4, routed)           0.227     0.868    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.774     0.776    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.186     0.590    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.773    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.851%)  route 0.250ns (66.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.524     0.526    design_1_i/address_gen_param_0/inst/clk
    SLICE_X63Y116        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.100     0.626 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[57]/Q
                         net (fo=2, routed)           0.250     0.876    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[57]
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.028     0.904 r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[57]_i_1/O
                         net (fo=1, routed)           0.000     0.904    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[57]_i_1_n_0
    SLICE_X54Y116        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.728     0.730    design_1_i/address_gen_param_0/inst/clk
    SLICE_X54Y116        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[57]/C
                         clock pessimism             -0.008     0.722    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.087     0.809    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.572     0.574    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.100     0.674 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[64]/Q
                         net (fo=2, routed)           0.067     0.741    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[64]
    SLICE_X26Y68         LUT6 (Prop_lut6_I2_O)        0.028     0.769 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.769    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/p_0_in[0]
    SLICE_X26Y68         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.771     0.773    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X26Y68         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[0]/C
                         clock pessimism             -0.188     0.585    
    SLICE_X26Y68         FDRE (Hold_fdre_C_D)         0.087     0.672    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.716%)  route 0.237ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.539     0.541    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y80         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/Q
                         net (fo=4, routed)           0.237     0.878    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.774     0.776    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.186     0.590    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.773    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.146ns (40.771%)  route 0.212ns (59.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.525     0.527    design_1_i/address_gen_param_0/inst/clk
    SLICE_X62Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.118     0.645 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[28]/Q
                         net (fo=2, routed)           0.212     0.857    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[28]
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.028     0.885 r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[28]_i_1/O
                         net (fo=1, routed)           0.000     0.885    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking[28]_i_1_n_0
    SLICE_X57Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.726     0.728    design_1_i/address_gen_param_0/inst/clk
    SLICE_X57Y114        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[28]/C
                         clock pessimism             -0.008     0.720    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.060     0.780    design_1_i/address_gen_param_0/inst/flag_update_end_of_blanking_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.302 }
Period(ns):         24.603
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X4Y16    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X5Y16    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y15    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y13    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X0Y28    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X3Y52    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         24.603      23.003     BUFGCTRL_X0Y3   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         24.603      23.354     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X20Y83    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[189]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X21Y68    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[229]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.603      135.397    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y126   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y125   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y121   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y121   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y121   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y121   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         12.302      11.392     SLICE_X54Y124   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         12.302      11.392     SLICE_X54Y124   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         12.302      11.392     SLICE_X54Y124   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_63_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         12.302      11.392     SLICE_X54Y124   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_63_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y121   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.302      11.392     SLICE_X50Y122   design_1_i/address_gen_param_0/inst/end_of_blanking_line_reg_0_15_0_0__0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.069ns  (logic 3.553ns (29.438%)  route 8.516ns (70.562%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=6 LUT6=7 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 13.992 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.306    13.080    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X83Y87         LUT5 (Prop_lut5_I3_O)        0.053    13.133 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_4/O
                         net (fo=8, routed)           0.506    13.639    design_1_i/homography_latest_0/inst/doLookUpInst_n_228
    SLICE_X87Y88         LUT6 (Prop_lut6_I3_O)        0.053    13.692 r  design_1_i/homography_latest_0/inst/genblk2[1].flag_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.692    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_6
    SLICE_X87Y88         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.292    13.992    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X87Y88         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]/C
                         clock pessimism              0.010    14.002    
                         clock uncertainty           -0.104    13.898    
    SLICE_X87Y88         FDSE (Setup_fdse_C_D)        0.035    13.933    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].flag_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.055ns  (logic 3.553ns (29.473%)  route 8.502ns (70.527%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 13.992 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.604    13.378    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.053    13.431 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_2/O
                         net (fo=1, routed)           0.194    13.625    design_1_i/homography_latest_0/inst/doLookUpInst_n_236
    SLICE_X85Y89         LUT6 (Prop_lut6_I0_O)        0.053    13.678 r  design_1_i/homography_latest_0/inst/genblk2[7].flag_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_0
    SLICE_X85Y89         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.292    13.992    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X85Y89         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]/C
                         clock pessimism              0.010    14.002    
                         clock uncertainty           -0.104    13.898    
    SLICE_X85Y89         FDSE (Setup_fdse_C_D)        0.034    13.932    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.553ns (29.588%)  route 8.455ns (70.412%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 13.990 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.457    13.231    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.053    13.284 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg[2]_i_2/O
                         net (fo=1, routed)           0.293    13.578    design_1_i/homography_latest_0/inst/doLookUpInst_n_231
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.053    13.631 r  design_1_i/homography_latest_0/inst/genblk2[2].flag_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.631    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_5
    SLICE_X85Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.290    13.990    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]/C
                         clock pessimism              0.010    14.000    
                         clock uncertainty           -0.104    13.896    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.035    13.931    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].flag_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.009ns  (logic 3.553ns (29.587%)  route 8.456ns (70.413%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 13.991 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.454    13.228    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.053    13.281 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_2/O
                         net (fo=1, routed)           0.297    13.578    design_1_i/homography_latest_0/inst/doLookUpInst_n_235
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.053    13.631 r  design_1_i/homography_latest_0/inst/genblk2[6].flag_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.631    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_1
    SLICE_X87Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.291    13.991    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X87Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/C
                         clock pessimism              0.010    14.001    
                         clock uncertainty           -0.104    13.897    
    SLICE_X87Y87         FDSE (Setup_fdse_C_D)        0.035    13.932    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 3.553ns (29.648%)  route 8.431ns (70.352%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 13.990 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.435    13.209    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X83Y89         LUT6 (Prop_lut6_I4_O)        0.053    13.262 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_2/O
                         net (fo=1, routed)           0.292    13.554    design_1_i/homography_latest_0/inst/doLookUpInst_n_232
    SLICE_X83Y88         LUT6 (Prop_lut6_I0_O)        0.053    13.607 r  design_1_i/homography_latest_0/inst/genblk2[3].flag_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_4
    SLICE_X83Y88         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.290    13.990    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X83Y88         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/C
                         clock pessimism              0.010    14.000    
                         clock uncertainty           -0.104    13.896    
    SLICE_X83Y88         FDSE (Setup_fdse_C_D)        0.035    13.931    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.005ns  (logic 3.553ns (29.597%)  route 8.452ns (70.403%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=6 LUT6=7 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 13.990 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.306    13.080    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X83Y87         LUT5 (Prop_lut5_I3_O)        0.053    13.133 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[7].flag_reg[7]_i_4/O
                         net (fo=8, routed)           0.441    13.574    design_1_i/homography_latest_0/inst/doLookUpInst_n_228
    SLICE_X84Y87         LUT6 (Prop_lut6_I3_O)        0.053    13.627 r  design_1_i/homography_latest_0/inst/genblk2[0].flag_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.627    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_7
    SLICE_X84Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.290    13.990    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/C
                         clock pessimism              0.010    14.000    
                         clock uncertainty           -0.104    13.896    
    SLICE_X84Y87         FDSE (Setup_fdse_C_D)        0.072    13.968    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.004ns  (logic 3.553ns (29.600%)  route 8.451ns (70.400%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 13.990 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.429     9.877    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I5_O)        0.053     9.930 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18/O
                         net (fo=1, routed)           0.434    10.364    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_18_n_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.053    10.417 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10/O
                         net (fo=1, routed)           0.000    10.417    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[1]_i_10_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.633 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_4_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.726 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.617    11.343    design_1_i/homography_latest_0/inst/doLookUpInst/flag226_out
    SLICE_X86Y86         LUT3 (Prop_lut3_I0_O)        0.153    11.496 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16/O
                         net (fo=1, routed)           0.302    11.798    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_16_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I2_O)        0.053    11.851 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7/O
                         net (fo=2, routed)           0.572    12.423    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_7_n_0
    SLICE_X85Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.476 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.245    12.721    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.774 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.467    13.241    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.053    13.294 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg[4]_i_2/O
                         net (fo=1, routed)           0.279    13.573    design_1_i/homography_latest_0/inst/doLookUpInst_n_233
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.053    13.626 r  design_1_i/homography_latest_0/inst/genblk2[4].flag_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.626    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[1]_3
    SLICE_X84Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.290    13.990    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y87         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/C
                         clock pessimism              0.010    14.000    
                         clock uncertainty           -0.104    13.896    
    SLICE_X84Y87         FDSE (Setup_fdse_C_D)        0.073    13.969    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 3.570ns (29.852%)  route 8.389ns (70.148%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT5=6 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.988 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.709    10.156    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I5_O)        0.053    10.209 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23/O
                         net (fo=1, routed)           0.308    10.518    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23_n_0
    SLICE_X87Y82         LUT5 (Prop_lut5_I0_O)        0.053    10.571 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10/O
                         net (fo=1, routed)           0.000    10.571    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.804 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    10.898 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_2/CO[1]
                         net (fo=3, routed)           0.551    11.449    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_2[0]
    SLICE_X85Y85         LUT6 (Prop_lut6_I0_O)        0.152    11.601 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/binary_registered_out[2]_i_7/O
                         net (fo=2, routed)           0.674    12.275    design_1_i/homography_latest_0/inst/doLookUpInst/flag[0]
    SLICE_X83Y86         LUT6 (Prop_lut6_I1_O)        0.053    12.328 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5/O
                         net (fo=1, routed)           0.131    12.459    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.512 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=2, routed)           0.286    12.799    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9/O
                         net (fo=5, routed)           0.479    13.331    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I0_O)        0.053    13.384 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[1]_i_2/O
                         net (fo=2, routed)           0.145    13.529    design_1_i/homography_latest_0/inst/doLookUpInst/stall_gla2down[0]
    SLICE_X80Y86         LUT6 (Prop_lut6_I2_O)        0.053    13.582 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[0]_i_1/O
                         net (fo=1, routed)           0.000    13.582    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GPX[0]
    SLICE_X80Y86         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.288    13.988    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X80Y86         FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]/C
                         clock pessimism              0.010    13.998    
                         clock uncertainty           -0.104    13.894    
    SLICE_X80Y86         FDSE (Setup_fdse_C_D)        0.035    13.929    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[0]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                         -13.582    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.956ns  (logic 3.570ns (29.860%)  route 8.386ns (70.140%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT5=6 LUT6=8 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.988 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.709    10.156    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I5_O)        0.053    10.209 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23/O
                         net (fo=1, routed)           0.308    10.518    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23_n_0
    SLICE_X87Y82         LUT5 (Prop_lut5_I0_O)        0.053    10.571 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10/O
                         net (fo=1, routed)           0.000    10.571    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.804 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    10.898 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_2/CO[1]
                         net (fo=3, routed)           0.551    11.449    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_2[0]
    SLICE_X85Y85         LUT6 (Prop_lut6_I0_O)        0.152    11.601 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/binary_registered_out[2]_i_7/O
                         net (fo=2, routed)           0.674    12.275    design_1_i/homography_latest_0/inst/doLookUpInst/flag[0]
    SLICE_X83Y86         LUT6 (Prop_lut6_I1_O)        0.053    12.328 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5/O
                         net (fo=1, routed)           0.131    12.459    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.512 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=2, routed)           0.286    12.799    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9/O
                         net (fo=5, routed)           0.479    13.331    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I0_O)        0.053    13.384 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[1]_i_2/O
                         net (fo=2, routed)           0.142    13.526    design_1_i/homography_latest_0/inst/doLookUpInst/stall_gla2down[0]
    SLICE_X80Y86         LUT6 (Prop_lut6_I1_O)        0.053    13.579 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[1]_i_1/O
                         net (fo=1, routed)           0.000    13.579    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GPX[1]
    SLICE_X80Y86         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.288    13.988    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[1]/C
                         clock pessimism              0.010    13.998    
                         clock uncertainty           -0.104    13.894    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.034    13.928    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[1]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.951ns  (logic 3.570ns (29.872%)  route 8.381ns (70.128%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT5=5 LUT6=9 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.989 - 12.698 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.621     1.623    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.870     2.493 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.558    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_40_n_0
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.361     2.919 r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_40/DOADO[0]
                         net (fo=2, routed)           1.504     4.423    design_1_i/homography_latest_0/inst/lut_offsets_inst/doa[30]
    SLICE_X80Y70         LUT2 (Prop_lut2_I1_O)        0.053     4.476 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/genblk2[2].y_a_val_reg[2][2]_i_10/O
                         net (fo=1, routed)           0.000     4.476    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_86[0]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.799 f  design_1_i/homography_latest_0/inst/lut_bram_inst/genblk2[2].y_a_val_reg_reg[2][2]_i_3/O[2]
                         net (fo=3, routed)           0.890     5.690    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1_42[1]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.152     5.842 r  design_1_i/homography_latest_0/inst/lut_offsets_inst/addr_image_in_b[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.568     6.410    design_1_i/homography_latest_0/inst/doLookUpInst/RAM_reg_0_20
    SLICE_X95Y75         LUT6 (Prop_lut6_I1_O)        0.053     6.463 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25/O
                         net (fo=1, routed)           0.242     6.705    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_25_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I5_O)        0.053     6.758 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_17_n_0
    SLICE_X95Y77         MUXF7 (Prop_muxf7_I0_O)      0.127     6.885 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.468     7.353    design_1_i/homography_latest_0/inst/doLookUpInst/C[8]
    SLICE_X95Y76         LUT5 (Prop_lut5_I3_O)        0.153     7.506 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.675     8.181    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_34_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I3_O)        0.053     8.234 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.248     8.483    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_3_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.717 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.717    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[9]_INST_0_i_2_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.852 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.443     9.294    design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b21_out[8]
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.153     9.447 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/addr_image_in_b[10]_INST_0/O
                         net (fo=26, routed)          0.709    10.156    design_1_i/homography_latest_0/inst/doLookUpInst/p1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I5_O)        0.053    10.209 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23/O
                         net (fo=1, routed)           0.308    10.518    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_23_n_0
    SLICE_X87Y82         LUT5 (Prop_lut5_I0_O)        0.053    10.571 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10/O
                         net (fo=1, routed)           0.000    10.571    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q[0]_i_10_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.804 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_4_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    10.898 r  design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_i_2/CO[1]
                         net (fo=3, routed)           0.551    11.449    design_1_i/homography_latest_0/inst/doLookUpInst/p1/flag_dummy_data_q_reg[0]_2[0]
    SLICE_X85Y85         LUT6 (Prop_lut6_I0_O)        0.152    11.601 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1/binary_registered_out[2]_i_7/O
                         net (fo=2, routed)           0.674    12.275    design_1_i/homography_latest_0/inst/doLookUpInst/flag[0]
    SLICE_X83Y86         LUT6 (Prop_lut6_I1_O)        0.053    12.328 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5/O
                         net (fo=1, routed)           0.131    12.459    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.053    12.512 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=2, routed)           0.286    12.799    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.053    12.852 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9/O
                         net (fo=5, routed)           0.279    13.131    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I4_O)        0.053    13.184 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_2/O
                         net (fo=1, routed)           0.337    13.521    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_2_n_0
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.053    13.574 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_1/O
                         net (fo=1, routed)           0.000    13.574    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GPX[2]
    SLICE_X83Y87         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.289    13.989    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X83Y87         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/C
                         clock pessimism              0.010    13.999    
                         clock uncertainty           -0.104    13.895    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)        0.035    13.930    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.655%)  route 0.206ns (67.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.540     0.542    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X71Y68         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDRE (Prop_fdre_C_Q)         0.100     0.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[14]_rep__0/Q
                         net (fo=16, routed)          0.206     0.848    design_1_i/homography_latest_0/inst/lut_bram_inst/ADDRARDADDR[14]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.772     0.774    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.186     0.588    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.771    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.655%)  route 0.206ns (67.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.540     0.542    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X71Y68         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDRE (Prop_fdre_C_Q)         0.100     0.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]_rep__0/Q
                         net (fo=16, routed)          0.206     0.848    design_1_i/homography_latest_0/inst/lut_bram_inst/ADDRARDADDR[7]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.772     0.774    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.186     0.588    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.771    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.371%)  route 0.209ns (67.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.539     0.541    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X71Y69         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]_rep__0/Q
                         net (fo=16, routed)          0.209     0.850    design_1_i/homography_latest_0/inst/lut_bram_inst/ADDRARDADDR[15]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.772     0.774    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.186     0.588    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     0.768    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.705%)  route 0.215ns (70.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.545     0.547    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X74Y66         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDRE (Prop_fdre_C_Q)         0.091     0.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[4]_rep__4/Q
                         net (fo=20, routed)          0.215     0.853    design_1_i/homography_latest_0/inst/lut_bram_inst/ADDRARDADDR[4]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.772     0.774    design_1_i/homography_latest_0/inst/lut_bram_inst/clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.168     0.606    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.145     0.751    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.511%)  route 0.251ns (71.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.570     0.572    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X97Y78         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.100     0.672 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.251     0.923    design_1_i/homography_latest_0/inst/lut_offsets_inst/y_pos_reg[8][1]
    RAMB18_X5Y31         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.803     0.805    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X5Y31         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.168     0.637    
    RAMB18_X5Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.820    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.511%)  route 0.251ns (71.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.570     0.572    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X97Y78         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.100     0.672 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.251     0.923    design_1_i/homography_latest_0/inst/lut_offsets_inst/y_pos_reg[8][1]
    RAMB18_X5Y30         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.803     0.805    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X5Y30         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.168     0.637    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.820    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.664%)  route 0.249ns (71.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.570     0.572    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X97Y78         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.100     0.672 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.249     0.921    design_1_i/homography_latest_0/inst/lut_offsets_inst/y_pos_reg[8][1]
    RAMB18_X5Y31         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.800     0.802    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X5Y31         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.168     0.634    
    RAMB18_X5Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.817    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.664%)  route 0.249ns (71.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.570     0.572    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X97Y78         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.100     0.672 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.249     0.921    design_1_i/homography_latest_0/inst/lut_offsets_inst/y_pos_reg[8][1]
    RAMB18_X5Y30         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.800     0.802    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X5Y30         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.168     0.634    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.817    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.525     0.527    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDCE (Prop_fdce_C_Q)         0.100     0.627 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.682    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X57Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.731     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.206     0.527    
    SLICE_X57Y105        FDCE (Hold_fdce_C_D)         0.047     0.574    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.485%)  route 0.058ns (36.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.525     0.527    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDCE (Prop_fdce_C_Q)         0.100     0.627 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     0.685    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X56Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.731     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y105        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.206     0.527    
    SLICE_X56Y105        FDCE (Hold_fdce_C_D)         0.047     0.574    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.349 }
Period(ns):         12.698
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X5Y17    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X5Y21    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X6Y18    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X5Y11    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X7Y24    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X7Y22    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X7Y18    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y12    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X3Y14    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y14    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_17/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       12.698      147.302    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X42Y122   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X42Y122   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         6.349       5.949      SLICE_X46Y110   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X90Y83    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].addr_reg_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X89Y82    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].addr_reg_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X89Y82    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[1].addr_reg_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X79Y78    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].addr_reg_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X80Y84    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].addr_reg_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X80Y84    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].addr_reg_reg[4][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X83Y84    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].addr_reg_reg[4][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X42Y122   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X42Y122   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X70Y127   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         6.349       5.999      SLICE_X70Y127   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X71Y127   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X70Y127   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X85Y128   design_1_i/bus_doubler_0/inst/extended_den_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X85Y128   design_1_i/bus_doubler_0/inst/extended_den_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X90Y124   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X90Y124   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_clk_p
  To Clock:  diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_1/refclk_out_BUFG_inst/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.906ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.322ns (24.339%)  route 1.001ns (75.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 25.873 - 24.603 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.390     1.392    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y108        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.269     1.661 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.445     2.106    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y108        LUT2 (Prop_lut2_I1_O)        0.053     2.159 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.556     2.715    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X54Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.268    25.873    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.089    25.962    
                         clock uncertainty           -0.113    25.849    
    SLICE_X54Y107        FDPE (Recov_fdpe_C_PRE)     -0.228    25.621    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.621    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 22.906    

Slack (MET) :             22.906ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.322ns (24.339%)  route 1.001ns (75.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 25.873 - 24.603 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.390     1.392    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y108        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.269     1.661 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.445     2.106    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y108        LUT2 (Prop_lut2_I1_O)        0.053     2.159 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.556     2.715    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X54Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.268    25.873    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.089    25.962    
                         clock uncertainty           -0.113    25.849    
    SLICE_X54Y107        FDPE (Recov_fdpe_C_PRE)     -0.228    25.621    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.621    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 22.906    

Slack (MET) :             23.344ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.246ns (31.440%)  route 0.536ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 25.874 - 24.603 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.389     1.391    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDPE (Prop_fdpe_C_Q)         0.246     1.637 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.536     2.173    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X52Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.269    25.874    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.089    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X52Y107        FDPE (Recov_fdpe_C_PRE)     -0.333    25.517    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.517    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 23.344    

Slack (MET) :             23.514ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.246ns (39.499%)  route 0.377ns (60.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 25.876 - 24.603 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.390     1.392    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDPE (Prop_fdpe_C_Q)         0.246     1.638 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.377     2.015    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y108        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.271    25.876    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.098    25.974    
                         clock uncertainty           -0.113    25.861    
    SLICE_X46Y108        FDPE (Recov_fdpe_C_PRE)     -0.333    25.528    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                 23.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.088%)  route 0.142ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDPE (Prop_fdpe_C_Q)         0.091     0.624 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.142     0.766    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y108        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.737     0.739    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.192     0.547    
    SLICE_X46Y108        FDPE (Remov_fdpe_C_PRE)     -0.090     0.457    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.091ns (30.089%)  route 0.211ns (69.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDPE (Prop_fdpe_C_Q)         0.091     0.624 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.211     0.835    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X52Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.735     0.737    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.173     0.564    
    SLICE_X52Y107        FDPE (Remov_fdpe_C_PRE)     -0.090     0.474    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.501%)  route 0.317ns (68.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDPE (Prop_fdpe_C_Q)         0.118     0.651 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     0.749    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y108        LUT2 (Prop_lut2_I0_O)        0.028     0.777 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.220     0.996    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X54Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.734     0.736    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.173     0.563    
    SLICE_X54Y107        FDPE (Remov_fdpe_C_PRE)     -0.052     0.511    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.501%)  route 0.317ns (68.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y108        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDPE (Prop_fdpe_C_Q)         0.118     0.651 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     0.749    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y108        LUT2 (Prop_lut2_I0_O)        0.028     0.777 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.220     0.996    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X54Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.734     0.736    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.173     0.563    
    SLICE_X54Y107        FDPE (Remov_fdpe_C_PRE)     -0.052     0.511    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.322ns (17.789%)  route 1.488ns (82.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 13.964 - 12.698 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.389     1.391    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.570     2.230    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X45Y109        LUT2 (Prop_lut2_I0_O)        0.053     2.283 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.918     3.201    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X57Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.264    13.964    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.089    14.053    
                         clock uncertainty           -0.104    13.949    
    SLICE_X57Y107        FDPE (Recov_fdpe_C_PRE)     -0.217    13.732    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.322ns (17.789%)  route 1.488ns (82.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 13.964 - 12.698 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.389     1.391    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.570     2.230    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X45Y109        LUT2 (Prop_lut2_I0_O)        0.053     2.283 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.918     3.201    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X57Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.264    13.964    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.089    14.053    
                         clock uncertainty           -0.104    13.949    
    SLICE_X57Y107        FDPE (Recov_fdpe_C_PRE)     -0.217    13.732    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.322ns (20.651%)  route 1.237ns (79.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 13.963 - 12.698 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.389     1.391    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDPE (Prop_fdpe_C_Q)         0.269     1.660 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.570     2.230    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X45Y109        LUT2 (Prop_lut2_I0_O)        0.053     2.283 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.667     2.950    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X56Y109        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.263    13.963    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y109        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.089    14.052    
                         clock uncertainty           -0.104    13.948    
    SLICE_X56Y109        FDPE (Recov_fdpe_C_PRE)     -0.217    13.731    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             11.593ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.282ns (42.542%)  route 0.381ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 13.970 - 12.698 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.389     1.391    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDPE (Prop_fdpe_C_Q)         0.282     1.673 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.381     2.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y110        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         1.270    13.970    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.098    14.068    
                         clock uncertainty           -0.104    13.964    
    SLICE_X45Y110        FDPE (Recov_fdpe_C_PRE)     -0.317    13.647    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 11.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.994%)  route 0.142ns (57.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.530     0.532    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDPE (Prop_fdpe_C_Q)         0.107     0.639 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.142     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y110        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.736     0.738    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.192     0.546    
    SLICE_X45Y110        FDPE (Remov_fdpe_C_PRE)     -0.108     0.438    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.128ns (22.970%)  route 0.429ns (77.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y109        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     0.633 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.129     0.762    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y109        LUT2 (Prop_lut2_I1_O)        0.028     0.790 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.300     1.090    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X56Y109        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.730     0.732    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y109        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.173     0.559    
    SLICE_X56Y109        FDPE (Remov_fdpe_C_PRE)     -0.072     0.487    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.482%)  route 0.529ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y109        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     0.633 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.129     0.762    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y109        LUT2 (Prop_lut2_I1_O)        0.028     0.790 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.400     1.190    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X57Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.730     0.732    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.173     0.559    
    SLICE_X57Y107        FDPE (Remov_fdpe_C_PRE)     -0.072     0.487    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.482%)  route 0.529ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.531     0.533    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y109        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     0.633 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.129     0.762    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y109        LUT2 (Prop_lut2_I1_O)        0.028     0.790 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.400     1.190    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X57Y107        FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=801, routed)         0.730     0.732    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y107        FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.173     0.559    
    SLICE_X57Y107        FDPE (Remov_fdpe_C_PRE)     -0.072     0.487    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.703    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       28.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.949ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.488ns  (logic 0.322ns (21.643%)  route 1.166ns (78.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 45.636 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 14.650 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.507    14.650    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.269    14.919 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.594    15.513    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.053    15.566 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=3, routed)           0.572    16.138    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/locked_out_reg_0
    SLICE_X1Y76          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.398    45.636    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X1Y76          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.239    45.397    
                         clock uncertainty           -0.093    45.304    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217    45.087    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         45.087    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                 28.949    

Slack (MET) :             28.949ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.488ns  (logic 0.322ns (21.643%)  route 1.166ns (78.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 45.636 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 14.650 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.507    14.650    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.269    14.919 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.594    15.513    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.053    15.566 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=3, routed)           0.572    16.138    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/locked_out_reg_0
    SLICE_X1Y76          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        1.398    45.636    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X1Y76          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.239    45.397    
                         clock uncertainty           -0.093    45.304    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217    45.087    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                         45.087    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                 28.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.669ns  (logic 0.155ns (23.156%)  route 0.514ns (76.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 15.740 - 15.384 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 15.549 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.606    15.549    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X3Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.091    15.640 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.237    15.876    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.064    15.940 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=3, routed)           0.278    16.218    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/locked_out_reg_0
    SLICE_X1Y76          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.803    15.740    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/CLK
    SLICE_X1Y76          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.183    15.558    
    SLICE_X1Y76          FDPE (Remov_fdpe_C_PRE)     -0.072    15.486    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.486    
                         arrival time                          16.218    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.669ns  (logic 0.155ns (23.156%)  route 0.514ns (76.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 15.740 - 15.384 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 15.549 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.606    15.549    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X3Y78          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.091    15.640 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.237    15.876    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.064    15.940 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=3, routed)           0.278    16.218    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/locked_out_reg_0
    SLICE_X1Y76          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1505, routed)        0.803    15.740    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/CLK
    SLICE_X1Y76          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.183    15.558    
    SLICE_X1Y76          FDPE (Remov_fdpe_C_PRE)     -0.072    15.486    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.486    
                         arrival time                          16.218    
  -------------------------------------------------------------------
                         slack                                  0.732    





