Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 26 22:40:11 2017
| Host         : BeatsGr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 171 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: ImageReader/wr_hold_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: SCCB/mI2C_CTRL_CLK_reg/Q (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: pclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4054 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.571        0.000                      0                   57        0.055        0.000                      0                   57        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_generator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  VGA_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
  XCLK_clk_wiz_0            {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_generator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  VGA_clk_clk_wiz_0              36.571        0.000                      0                   45        0.055        0.000                      0                   45       19.500        0.000                       0                    37  
  XCLK_clk_wiz_0                 39.539        0.000                      0                   12        0.252        0.000                      0                   12       20.333        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_generator/inst/clk_in1
  To Clock:  clk_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk_clk_wiz_0
  To Clock:  VGA_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[0]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y91         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[2]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y91         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[3]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y91         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[4]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y92         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[5]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y92         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[6]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y92         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[7]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y92         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.766ns (24.756%)  route 2.328ns (75.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.591     4.814    VGA/vCounter
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.596    41.599    VGA/CLK
    SLICE_X79Y92         FDCE                                         r  VGA/vCounter_reg[8]/C
                         clock pessimism              0.096    41.695    
                         clock uncertainty           -0.106    41.589    
    SLICE_X79Y92         FDCE (Setup_fdce_C_CE)      -0.205    41.384    VGA/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.632ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.250%)  route 2.268ns (74.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.531     4.753    VGA/vCounter
    SLICE_X79Y93         FDCE                                         r  VGA/vCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.597    41.600    VGA/CLK
    SLICE_X79Y93         FDCE                                         r  VGA/vCounter_reg[1]/C
                         clock pessimism              0.096    41.696    
                         clock uncertainty           -0.106    41.590    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.205    41.385    VGA/vCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 36.632    

Slack (MET) :             36.632ns  (required time - arrival time)
  Source:                 VGA/hCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vCounter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk_clk_wiz_0 rise@40.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.250%)  route 2.268ns (74.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.717     1.719    VGA/CLK
    SLICE_X78Y90         FDCE                                         r  VGA/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y90         FDCE (Prop_fdce_C_Q)         0.518     2.237 r  VGA/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.883     3.120    VGA/C[3]
    SLICE_X78Y90         LUT5 (Prop_lut5_I0_O)        0.124     3.244 f  VGA/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.854     4.098    VGA/hCounter[9]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.222 r  VGA/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.531     4.753    VGA/vCounter
    SLICE_X79Y93         FDCE                                         r  VGA/vCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    41.683    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          1.597    41.600    VGA/CLK
    SLICE_X79Y93         FDCE                                         r  VGA/vCounter_reg[9]/C
                         clock pessimism              0.096    41.696    
                         clock uncertainty           -0.106    41.590    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.205    41.385    VGA/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 36.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.213ns (46.640%)  route 0.244ns (53.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.244     1.007    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.049     1.056 r  RAM/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.056    VGA/D[3]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_red_reg[3]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.131     1.001    VGA/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.169%)  route 0.244ns (53.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.244     1.007    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.052 r  RAM/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.052    VGA/D[2]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_red_reg[2]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.121     0.991    VGA/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.213ns (45.739%)  route 0.253ns (54.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.253     1.016    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.049     1.065 r  RAM/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.065    VGA/blank_reg_0[3]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_green_reg[3]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.131     1.001    VGA/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.269%)  route 0.253ns (54.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.253     1.016    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.061 r  RAM/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.061    VGA/blank_reg_1[3]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_blue_reg[3]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.121     0.991    VGA/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA/vCounter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/blank_reg/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X79Y93         FDCE                                         r  VGA/vCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  VGA/vCounter_reg[9]/Q
                         net (fo=5, routed)           0.123     0.863    VGA/A[9]
    SLICE_X78Y93         LUT4 (Prop_lut4_I0_O)        0.045     0.908 r  VGA/blank_i_1/O
                         net (fo=1, routed)           0.000     0.908    VGA/blank_i_1_n_0
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.870     0.872    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
                         clock pessimism             -0.259     0.613    
    SLICE_X78Y93         FDCE (Hold_fdce_C_D)         0.120     0.733    VGA/blank_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.210ns (35.489%)  route 0.382ns (64.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.382     1.145    RAM/blank
    SLICE_X79Y100        LUT2 (Prop_lut2_I1_O)        0.046     1.191 r  RAM/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.191    VGA/D[1]
    SLICE_X79Y100        FDCE                                         r  VGA/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X79Y100        FDCE                                         r  VGA/vga_red_reg[1]/C
                         clock pessimism              0.000     0.870    
    SLICE_X79Y100        FDCE (Hold_fdce_C_D)         0.107     0.977    VGA/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.207ns (33.564%)  route 0.410ns (66.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.410     1.173    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.043     1.216 r  RAM/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    VGA/blank_reg_0[0]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_green_reg[0]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.131     1.001    VGA/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.779%)  route 0.410ns (66.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.410     1.173    RAM/blank
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.218 r  RAM/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.218    VGA/blank_reg_1[0]
    SLICE_X78Y100        FDCE                                         r  VGA/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X78Y100        FDCE                                         r  VGA/vga_blue_reg[0]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.120     0.990    VGA/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VGA/blank_reg/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.380%)  route 0.382ns (64.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.598     0.600    VGA/CLK
    SLICE_X78Y93         FDCE                                         r  VGA/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 f  VGA/blank_reg/Q
                         net (fo=12, routed)          0.382     1.145    RAM/blank
    SLICE_X79Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.190 r  RAM/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.190    VGA/D[0]
    SLICE_X79Y100        FDCE                                         r  VGA/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.868     0.870    VGA/CLK
    SLICE_X79Y100        FDCE                                         r  VGA/vga_red_reg[0]/C
                         clock pessimism              0.000     0.870    
    SLICE_X79Y100        FDCE (Hold_fdce_C_D)         0.091     0.961    VGA/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VGA/vCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by VGA_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk_clk_wiz_0 rise@0.000ns - VGA_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.597     0.599    VGA/CLK
    SLICE_X79Y91         FDCE                                         r  VGA/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDCE (Prop_fdce_C_Q)         0.141     0.740 f  VGA/vCounter_reg[3]/Q
                         net (fo=9, routed)           0.186     0.925    VGA/A[3]
    SLICE_X78Y91         LUT4 (Prop_lut4_I2_O)        0.045     0.970 r  VGA/vga_vsync_i_1/O
                         net (fo=1, routed)           0.000     0.970    VGA/vga_vsync_i_1_n_0
    SLICE_X78Y91         FDRE                                         r  VGA/vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/VGA_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout2_buf/O
                         net (fo=35, routed)          0.869     0.871    VGA/CLK
    SLICE_X78Y91         FDRE                                         r  VGA/vga_vsync_reg/C
                         clock pessimism             -0.259     0.612    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.121     0.733    VGA/vga_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_generator/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y93     VGA/blank_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y90     VGA/hCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y90     VGA/hCounter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y90     VGA/hCounter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y90     VGA/hCounter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y90     VGA/hCounter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y92     VGA/hCounter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y92     VGA/hCounter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y93     VGA/blank_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X79Y93     VGA/vCounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X79Y93     VGA/vCounter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y93     VGA/blank_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y90     VGA/hCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y92     VGA/hCounter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  XCLK_clk_wiz_0
  To Clock:  XCLK_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.539ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 43.175 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  test_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.353    test_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.687 r  test_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.687    test_reg[8]_i_1_n_6
    SLICE_X65Y87         FDRE                                         r  test_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.505    43.175    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[9]/C
                         clock pessimism              0.096    43.271    
                         clock uncertainty           -0.107    43.164    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)        0.062    43.226    test_reg[9]
  -------------------------------------------------------------------
                         required time                         43.226    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 39.539    

Slack (MET) :             39.560ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 43.175 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  test_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.353    test_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.666 r  test_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.666    test_reg[8]_i_1_n_4
    SLICE_X65Y87         FDRE                                         r  test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.505    43.175    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[11]/C
                         clock pessimism              0.096    43.271    
                         clock uncertainty           -0.107    43.164    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)        0.062    43.226    test_reg[11]
  -------------------------------------------------------------------
                         required time                         43.226    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 39.560    

Slack (MET) :             39.634ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 43.175 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  test_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.353    test_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.592 r  test_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.592    test_reg[8]_i_1_n_5
    SLICE_X65Y87         FDRE                                         r  test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.505    43.175    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[10]/C
                         clock pessimism              0.096    43.271    
                         clock uncertainty           -0.107    43.164    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)        0.062    43.226    test_reg[10]
  -------------------------------------------------------------------
                         required time                         43.226    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                 39.634    

Slack (MET) :             39.650ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 43.175 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.353 r  test_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.353    test_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  test_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.576    test_reg[8]_i_1_n_7
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.505    43.175    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/C
                         clock pessimism              0.096    43.271    
                         clock uncertainty           -0.107    43.164    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)        0.062    43.226    test_reg[8]
  -------------------------------------------------------------------
                         required time                         43.226    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 39.650    

Slack (MET) :             39.652ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.573 r  test_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.573    test_reg[4]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  test_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[5]/C
                         clock pessimism              0.096    43.270    
                         clock uncertainty           -0.107    43.163    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.062    43.225    test_reg[5]
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                 39.652    

Slack (MET) :             39.673ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.552 r  test_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.552    test_reg[4]_i_1_n_4
    SLICE_X65Y86         FDRE                                         r  test_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[7]/C
                         clock pessimism              0.096    43.270    
                         clock uncertainty           -0.107    43.163    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.062    43.225    test_reg[7]
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 39.673    

Slack (MET) :             39.747ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.478 r  test_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.478    test_reg[4]_i_1_n_5
    SLICE_X65Y86         FDRE                                         r  test_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[6]/C
                         clock pessimism              0.096    43.270    
                         clock uncertainty           -0.107    43.163    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.062    43.225    test_reg[6]
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 39.747    

Slack (MET) :             39.763ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.239 r  test_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.239    test_reg[0]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.462 r  test_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.462    test_reg[4]_i_1_n_7
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/C
                         clock pessimism              0.096    43.270    
                         clock uncertainty           -0.107    43.163    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.062    43.225    test_reg[4]
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 39.763    

Slack (MET) :             39.921ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     3.329 r  test_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.329    test_reg[0]_i_1_n_4
    SLICE_X65Y85         FDRE                                         r  test_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[3]/C
                         clock pessimism              0.121    43.295    
                         clock uncertainty           -0.107    43.188    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.062    43.250    test_reg[3]
  -------------------------------------------------------------------
                         required time                         43.250    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 39.921    

Slack (MET) :             39.981ns  (required time - arrival time)
  Source:                 test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (XCLK_clk_wiz_0 rise@41.667ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 43.174 - 41.667 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.809     1.809    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626     1.628    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  test_reg[1]/Q
                         net (fo=1, routed)           0.480     2.565    test_reg_n_0_[1]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     3.269 r  test_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.269    test_reg[0]_i_1_n_5
    SLICE_X65Y85         FDRE                                         r  test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.683    43.350    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    43.174    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[2]/C
                         clock pessimism              0.121    43.295    
                         clock uncertainty           -0.107    43.188    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.062    43.250    test_reg[2]
  -------------------------------------------------------------------
                         required time                         43.250    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 39.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[3]/Q
                         net (fo=1, routed)           0.108     0.813    test_reg_n_0_[3]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  test_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.921    test_reg[0]_i_1_n_4
    SLICE_X65Y85         FDRE                                         r  test_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[3]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[2]/Q
                         net (fo=1, routed)           0.109     0.814    test_reg_n_0_[2]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.925 r  test_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.925    test_reg[0]_i_1_n_5
    SLICE_X65Y85         FDRE                                         r  test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y85         FDRE                                         r  test_reg[2]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563     0.565    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  test_reg[11]/Q
                         net (fo=2, routed)           0.120     0.826    test_reg[11]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  test_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    test_reg[8]_i_1_n_4
    SLICE_X65Y87         FDRE                                         r  test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834     0.836    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[11]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     0.670    test_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[7]/Q
                         net (fo=2, routed)           0.120     0.825    test_reg[7]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.933 r  test_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.933    test_reg[4]_i_1_n_4
    SLICE_X65Y86         FDRE                                         r  test_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[7]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 test_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563     0.565    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  test_reg[8]/Q
                         net (fo=2, routed)           0.117     0.823    test_reg[8]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.938 r  test_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.938    test_reg[8]_i_1_n_7
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834     0.836    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     0.670    test_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[4]/Q
                         net (fo=2, routed)           0.117     0.822    test_reg[4]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.937 r  test_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.937    test_reg[4]_i_1_n_7
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 test_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563     0.565    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  test_reg[10]/Q
                         net (fo=2, routed)           0.122     0.827    test_reg[10]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.938 r  test_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.938    test_reg[8]_i_1_n_5
    SLICE_X65Y87         FDRE                                         r  test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834     0.836    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[10]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     0.670    test_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[6]/Q
                         net (fo=2, routed)           0.122     0.826    test_reg[6]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.937 r  test_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.937    test_reg[4]_i_1_n_5
    SLICE_X65Y86         FDRE                                         r  test_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[6]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 test_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563     0.565    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  test_reg[8]/Q
                         net (fo=2, routed)           0.117     0.823    test_reg[8]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.974 r  test_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.974    test_reg[8]_i_1_n_6
    SLICE_X65Y87         FDRE                                         r  test_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834     0.836    XCLK_OBUF
    SLICE_X65Y87         FDRE                                         r  test_reg[9]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     0.670    test_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            test_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by XCLK_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             XCLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (XCLK_clk_wiz_0 rise@0.000ns - XCLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.624     0.624    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  test_reg[4]/Q
                         net (fo=2, routed)           0.117     0.822    test_reg[4]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.973 r  test_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.973    test_reg[4]_i_1_n_6
    SLICE_X65Y86         FDRE                                         r  test_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock XCLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.898     0.898    clk_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_generator/inst/XCLK_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_generator/inst/clkout1_buf/O
                         net (fo=13, routed)          0.833     0.835    XCLK_OBUF
    SLICE_X65Y86         FDRE                                         r  test_reg[5]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     0.669    test_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XCLK_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clk_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y85     test_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y87     test_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y87     test_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y85     test_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y85     test_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y85     test_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y86     test_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X65Y86     test_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y87     test_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y87     test_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y87     test_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y85     test_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X65Y86     test_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT



