INFO-FLOW: Workspace /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1 opened at Tue Dec 05 19:30:15 EST 2023
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 4.34 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 4.88 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/jt842/fpga_f/fft1130work/ecelinux/PCMdata_real.txt 
Execute       is_xip /home/jt842/fpga_f/fft1130work/ecelinux/PCMdata_real.txt 
Execute       is_encrypted /home/jt842/fpga_f/fft1130work/ecelinux/PCMdata_imag.txt 
Execute       is_xip /home/jt842/fpga_f/fft1130work/ecelinux/PCMdata_imag.txt 
Execute       is_encrypted /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.cpp 
Execute       is_xip /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.cpp 
Execute       is_encrypted /home/jt842/fpga_f/fft1130work/ecelinux/fft.cpp 
Execute       is_xip /home/jt842/fpga_f/fft1130work/ecelinux/fft.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.21 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling fft.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted fft.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fft.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fft.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp
Command         clang done; 2.26 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.2 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp"  -o "/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.7 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp std=c++11 -directive=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.09 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp std=c++11 -directive=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.diag.yml /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.out.log 2> /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.err.log 
Command         ap_eval done; 1.16 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp std=c++11 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/tidy-3.1.fft.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/tidy-3.1.fft.pp.0.cpp.out.log 2> /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/tidy-3.1.fft.pp.0.cpp.err.log 
Command           ap_eval done; 1.98 sec.
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft.pp.0.cpp.out.log 2> /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft.pp.0.cpp.err.log 
Command           ap_eval done; 0.87 sec.
Command         tidy_31 done; 2.92 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pragma.1.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.39 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pragma.2.cpp"  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.bc" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.pragma.2.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.bc
Command         clang done; 2.74 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.17 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5335 ; free virtual = 19777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5335 ; free virtual = 19777
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.pp.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 8.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 5308 ; free virtual = 19754
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (fft.cpp:1845) automatically.
Command           transform done; 38.94 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3230 ; free virtual = 17683
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.g.1.bc to /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'reverse_bits' into 'bit_reverse' (fft.cpp:1845) automatically.
Command           transform done; 37.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3506 ; free virtual = 17966
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1818:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1819:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1820:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1821:17)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1682:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1683:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1703:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1704:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1705:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1706:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1713:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1714:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1715:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1716:13)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1729:39)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1730:39)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1732:47)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1739:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1744:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_real' (fft.cpp:1747:10)
INFO: [HLS 200-472] Inferring partial write operation for 'input_imag' (fft.cpp:1748:10)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1849:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R' (fft.cpp:1850:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1854:13)
INFO: [HLS 200-472] Inferring partial write operation for 'X_I' (fft.cpp:1855:13)
Command           transform done; 0.6 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3497 ; free virtual = 17965
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 86.54 sec.
Command       elaborate done; 104.84 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model fft 
Execute         preproc_iomode -model bit_reverse 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: bit_reverse fft dut
INFO-FLOW: Configuring Module : bit_reverse ...
Execute         set_default_model bit_reverse 
Execute         apply_spec_resource_limit bit_reverse 
INFO-FLOW: Configuring Module : fft ...
Execute         set_default_model fft 
Execute         apply_spec_resource_limit fft 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: bit_reverse fft dut
INFO-FLOW: Preprocessing Module: bit_reverse ...
Execute         set_default_model bit_reverse 
Execute         cdfg_preprocess -model bit_reverse 
Execute         rtl_gen_preprocess bit_reverse 
INFO-FLOW: Preprocessing Module: fft ...
Execute         set_default_model fft 
Execute         cdfg_preprocess -model fft 
Execute         rtl_gen_preprocess fft 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: bit_reverse fft dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bit_reverse 
Execute         schedule -model bit_reverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.1 seconds; current allocated memory: 194.052 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.verbose.sched.rpt 
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.sched.adb -f 
INFO-FLOW: Finish scheduling bit_reverse.
Execute         set_default_model bit_reverse 
Execute         bind -model bit_reverse 
BIND OPTION: model=bit_reverse
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 194.234 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.verbose.bind.rpt 
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.bind.adb -f 
INFO-FLOW: Finish binding bit_reverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fft 
Execute         schedule -model fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 194.583 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling fft.
Execute         set_default_model fft 
Execute         bind -model fft 
BIND OPTION: model=fft
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 195.050 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding fft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 195.762 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 196.515 MB.
Execute         syn_report -verbosereport -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.bind.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess bit_reverse 
Execute         rtl_gen_preprocess fft 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: bit_reverse fft dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model bit_reverse -vendor xilinx -mg_file /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 196.875 MB.
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl bit_reverse -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/systemc/bit_reverse -synmodules bit_reverse fft dut 
Execute         gen_rtl bit_reverse -style xilinx -f -lang vhdl -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/vhdl/bit_reverse 
Execute         gen_rtl bit_reverse -style xilinx -f -lang vlog -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/verilog/bit_reverse 
Execute         syn_report -csynth -model bit_reverse -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/bit_reverse_csynth.rpt 
Execute         syn_report -rtlxml -model bit_reverse -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/bit_reverse_csynth.xml 
Execute         syn_report -verbosereport -model bit_reverse -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.verbose.rpt 
Execute         db_write -model bit_reverse -f -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.adb 
Execute         gen_tb_info bit_reverse -p /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fft -vendor xilinx -mg_file /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_cosa_lookup_table' to 'fft_cosa_lookup_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_sina_lookup_table' to 'fft_sina_lookup_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'dut_faddfsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fmul_32ns_32ns_32_4_max_dsp_1' to 'dut_fmul_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fptrunc_64ns_32_2_1' to 'dut_fptrunc_64ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fptrunc_64ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 198.444 MB.
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl fft -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/systemc/fft -synmodules bit_reverse fft dut 
Execute         gen_rtl fft -style xilinx -f -lang vhdl -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/vhdl/fft 
Execute         gen_rtl fft -style xilinx -f -lang vlog -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/verilog/fft 
Execute         syn_report -csynth -model fft -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/fft_csynth.rpt 
Execute         syn_report -rtlxml -model fft -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/fft_csynth.xml 
Execute         syn_report -verbosereport -model fft -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model fft -f -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info fft -p /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dut_fadd_32ns_32ns_32_5_full_dsp_1' to 'dut_fadd_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fcmp_32ns_32ns_1_2_1' to 'dut_fcmp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 201.175 MB.
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/systemc/dut -synmodules bit_reverse fft dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.verbose.rpt 
Command         syn_report done; 0.6 sec.
Execute         db_write -model dut -f -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.adb 
Command         db_write done; 0.43 sec.
Execute         gen_tb_info dut -p /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 0.18 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: bit_reverse fft dut
INFO-FLOW: Handling components in module [bit_reverse] ... 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
INFO-FLOW: Handling components in module [fft] ... 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: Found component dut_faddfsub_32nsdEe.
INFO-FLOW: Append model dut_faddfsub_32nsdEe
INFO-FLOW: Found component dut_fmul_32ns_32neOg.
INFO-FLOW: Append model dut_fmul_32ns_32neOg
INFO-FLOW: Found component dut_fptrunc_64ns_fYi.
INFO-FLOW: Append model dut_fptrunc_64ns_fYi
INFO-FLOW: Found component fft_cosa_lookup_tbkb.
INFO-FLOW: Append model fft_cosa_lookup_tbkb
INFO-FLOW: Found component fft_sina_lookup_tcud.
INFO-FLOW: Append model fft_sina_lookup_tcud
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_fadd_32ns_32ng8j.
INFO-FLOW: Append model dut_fadd_32ns_32ng8j
INFO-FLOW: Found component dut_fcmp_32ns_32nhbi.
INFO-FLOW: Append model dut_fcmp_32ns_32nhbi
INFO-FLOW: Found component dut_freq_V.
INFO-FLOW: Append model dut_freq_V
INFO-FLOW: Found component dut_input_real.
INFO-FLOW: Append model dut_input_real
INFO-FLOW: Append model bit_reverse
INFO-FLOW: Append model fft
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_faddfsub_32nsdEe dut_fmul_32ns_32neOg dut_fptrunc_64ns_fYi fft_cosa_lookup_tbkb fft_sina_lookup_tcud dut_fadd_32ns_32ng8j dut_fcmp_32ns_32nhbi dut_freq_V dut_input_real bit_reverse fft dut
INFO-FLOW: To file: write model dut_faddfsub_32nsdEe
INFO-FLOW: To file: write model dut_fmul_32ns_32neOg
INFO-FLOW: To file: write model dut_fptrunc_64ns_fYi
INFO-FLOW: To file: write model fft_cosa_lookup_tbkb
INFO-FLOW: To file: write model fft_sina_lookup_tcud
INFO-FLOW: To file: write model dut_fadd_32ns_32ng8j
INFO-FLOW: To file: write model dut_fcmp_32ns_32nhbi
INFO-FLOW: To file: write model dut_freq_V
INFO-FLOW: To file: write model dut_input_real
INFO-FLOW: To file: write model bit_reverse
INFO-FLOW: To file: write model fft
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.26 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_cosa_lookup_tbkb_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_sina_lookup_tcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.84 sec.
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dut_freq_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_input_real_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.06 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=6
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/impl/misc/dut_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/impl/misc/dut_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/impl/misc/dut_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/impl/misc/dut_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/impl/misc/dut_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/bit_reverse.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute         source /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jt842/fpga_f/fft1130work/ecelinux/fft_test.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:59 ; elapsed = 00:02:13 . Memory (MB): peak = 3217.711 ; gain = 2575.219 ; free physical = 3540 ; free virtual = 18022
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 13.69 sec.
Command     csynth_design done; 118.55 sec.
Execute     cleanup_all 
