

================================================================
== Vitis HLS Report for 'buf_getv_Pipeline_VITIS_LOOP_594_1'
================================================================
* Date:           Tue Jun 18 12:24:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.750 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        2|  268435459|  10.000 ns|  1.342 sec|    2|  268435459|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |      Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +--------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_594_1  |        0|  268435457|         1|          1|          1|  0 ~ 268435457|       yes|
        +--------------------+---------+-----------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     200|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|       76|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       76|     291|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln555_fu_182_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln605_fu_221_p2     |         +|   0|  0|  39|          32|           4|
    |p_9_fu_233_p2           |         +|   0|  0|  39|          32|           5|
    |ap_condition_208        |       and|   0|  0|   2|           1|           1|
    |ap_condition_79         |       and|   0|  0|   2|           1|           1|
    |icmp_ln555_fu_188_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln594_fu_161_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln595_fu_171_p2    |      icmp|   0|  0|  39|          32|           5|
    |select_ln555_fu_194_p3  |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 200|         148|          23|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_127_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |current_read_byte_o                     |   9|          2|   32|         64|
    |empty_fu_74                             |   9|          2|   32|         64|
    |p_03_fu_66                              |   9|          2|   32|         64|
    |temp_fu_70                              |   9|          2|    8|         16|
    |temp_out                                |  14|          3|    8|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  91|         20|  116|        241|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |empty_fu_74              |  32|   0|   32|          0|
    |p_03_fu_66               |  32|   0|   32|          0|
    |temp_fu_70               |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|ap_return                          |  out|    1|  ap_ctrl_hs|  buf_getv_Pipeline_VITIS_LOOP_594_1|  return value|
|read_position_load                 |   in|   32|     ap_none|                  read_position_load|        scalar|
|CurHuffReadBuf_load                |   in|    8|     ap_none|                 CurHuffReadBuf_load|        scalar|
|p                                  |   in|   31|     ap_none|                                   p|        scalar|
|temp_out                           |  out|    8|      ap_vld|                            temp_out|       pointer|
|temp_out_ap_vld                    |  out|    1|      ap_vld|                            temp_out|       pointer|
|p_03_out                           |  out|   32|      ap_vld|                            p_03_out|       pointer|
|p_03_out_ap_vld                    |  out|    1|      ap_vld|                            p_03_out|       pointer|
|current_read_byte_load_out         |  out|   32|      ap_vld|          current_read_byte_load_out|       pointer|
|current_read_byte_load_out_ap_vld  |  out|    1|      ap_vld|          current_read_byte_load_out|       pointer|
|select_ln555_out                   |  out|    8|      ap_vld|                    select_ln555_out|       pointer|
|select_ln555_out_ap_vld            |  out|    1|      ap_vld|                    select_ln555_out|       pointer|
|current_read_byte_i                |   in|   32|     ap_ovld|                   current_read_byte|       pointer|
|current_read_byte_o                |  out|   32|     ap_ovld|                   current_read_byte|       pointer|
|current_read_byte_o_ap_vld         |  out|    1|     ap_ovld|                   current_read_byte|       pointer|
|read_position                      |  out|   32|      ap_vld|                       read_position|       pointer|
|read_position_ap_vld               |  out|    1|      ap_vld|                       read_position|       pointer|
+-----------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_03 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 4 'alloca' 'p_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:553->benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%CurHuffReadBuf_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %CurHuffReadBuf_load"   --->   Operation 8 'read' 'CurHuffReadBuf_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%read_position_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %read_position_load"   --->   Operation 9 'read' 'read_position_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %p_read"   --->   Operation 10 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %read_position_load_read, i32 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln553 = store i8 %CurHuffReadBuf_load_read, i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:553->benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 12 'store' 'store_ln553' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln590 = store i32 %p_cast, i32 %p_03" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 13 'store' 'store_ln590' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_8 = load i32 %p_03" [benchmarks/chstone/jpeg/src/jpeg_decode.c:606]   --->   Operation 15 'load' 'p_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:605]   --->   Operation 16 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.14ns)   --->   "%icmp_ln594 = icmp_sgt  i32 %p_8, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 17 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln594 = br i1 %icmp_ln594, void %while.end.loopexit.exitStub, void %while.body.split" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 18 'br' 'br_ln594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%temp_load = load i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 19 'load' 'temp_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln590 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 20 'specpipeline' 'specpipeline_ln590' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln590 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 268435457, i64 134217728" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln590' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln594 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 22 'specloopname' 'specloopname_ln594' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.14ns)   --->   "%icmp_ln595 = icmp_sgt  i32 %p_load, i32 23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:595]   --->   Operation 23 'icmp' 'icmp_ln595' <Predicate = (icmp_ln594)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%current_read_byte_load = load i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:596]   --->   Operation 24 'load' 'current_read_byte_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%add_ln555 = add i8 %temp_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 25 'add' 'add_ln555' <Predicate = (icmp_ln594)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%icmp_ln555 = icmp_eq  i8 %temp_load, i8 255" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 26 'icmp' 'icmp_ln555' <Predicate = (icmp_ln594)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.40ns)   --->   "%select_ln555 = select i1 %icmp_ln555, i8 1, i8 %add_ln555" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 27 'select' 'select_ln555' <Predicate = (icmp_ln594)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln595 = br i1 %icmp_ln595, void %if.end, void %if.then.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:595]   --->   Operation 28 'br' 'br_ln595' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln604 = trunc i32 %current_read_byte_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 29 'trunc' 'trunc_ln604' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln604, i8 %temp_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln604 = store i32 %or_ln, i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 31 'store' 'store_ln604' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln605 = add i32 %p_load, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:605]   --->   Operation 32 'add' 'add_ln605' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln605 = store i32 %add_ln605, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:605]   --->   Operation 33 'store' 'store_ln605' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%p_9 = add i32 %p_8, i32 4294967288" [benchmarks/chstone/jpeg/src/jpeg_decode.c:606]   --->   Operation 34 'add' 'p_9' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln605 = store i32 %add_ln605, i32 %empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:605]   --->   Operation 35 'store' 'store_ln605' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln553 = store i8 %select_ln555, i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:553->benchmarks/chstone/jpeg/src/jpeg_decode.c:604]   --->   Operation 36 'store' 'store_ln553' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln590 = store i32 %p_9, i32 %p_03" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 37 'store' 'store_ln590' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.46>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln594 = br void %while.body" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 38 'br' 'br_ln594' <Predicate = (icmp_ln594 & !icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln555 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %temp_out, i8 %temp_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 39 'write' 'write_ln555' <Predicate = (icmp_ln594 & icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln606 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_03_out, i32 %p_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:606]   --->   Operation 40 'write' 'write_ln606' <Predicate = (icmp_ln594 & icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln596 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %current_read_byte_load_out, i32 %current_read_byte_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:596]   --->   Operation 41 'write' 'write_ln596' <Predicate = (icmp_ln594 & icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln555 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %select_ln555_out, i8 %select_ln555" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 42 'write' 'write_ln555' <Predicate = (icmp_ln594 & icmp_ln595)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln594 & icmp_ln595)> <Delay = 0.46>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%temp_load_1 = load i8 %temp"   --->   Operation 44 'load' 'temp_load_1' <Predicate = (!icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %temp_out, i8 %temp_load_1"   --->   Operation 45 'write' 'write_ln0' <Predicate = (!icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln606 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_03_out, i32 %p_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:606]   --->   Operation 46 'write' 'write_ln606' <Predicate = (!icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln594)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %while.end.loopexit.exitStub, i1 0, void %if.then.exitStub"   --->   Operation 48 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln595) | (!icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln595) | (!icmp_ln594)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ read_position_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CurHuffReadBuf_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ current_read_byte_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln555_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ current_read_byte]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ read_position]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_03                     (alloca           ) [ 011]
temp                     (alloca           ) [ 011]
empty                    (alloca           ) [ 011]
p_read                   (read             ) [ 000]
CurHuffReadBuf_load_read (read             ) [ 000]
read_position_load_read  (read             ) [ 000]
p_cast                   (zext             ) [ 000]
store_ln0                (store            ) [ 000]
store_ln553              (store            ) [ 000]
store_ln590              (store            ) [ 000]
br_ln0                   (br               ) [ 000]
p_8                      (load             ) [ 000]
p_load                   (load             ) [ 000]
icmp_ln594               (icmp             ) [ 011]
br_ln594                 (br               ) [ 000]
temp_load                (load             ) [ 000]
specpipeline_ln590       (specpipeline     ) [ 000]
speclooptripcount_ln590  (speclooptripcount) [ 000]
specloopname_ln594       (specloopname     ) [ 000]
icmp_ln595               (icmp             ) [ 011]
current_read_byte_load   (load             ) [ 000]
add_ln555                (add              ) [ 000]
icmp_ln555               (icmp             ) [ 000]
select_ln555             (select           ) [ 000]
br_ln595                 (br               ) [ 000]
trunc_ln604              (trunc            ) [ 000]
or_ln                    (bitconcatenate   ) [ 000]
store_ln604              (store            ) [ 000]
add_ln605                (add              ) [ 000]
store_ln605              (store            ) [ 000]
p_9                      (add              ) [ 000]
store_ln605              (store            ) [ 000]
store_ln553              (store            ) [ 000]
store_ln590              (store            ) [ 000]
br_ln594                 (br               ) [ 000]
write_ln555              (write            ) [ 000]
write_ln606              (write            ) [ 000]
write_ln596              (write            ) [ 000]
write_ln555              (write            ) [ 000]
br_ln0                   (br               ) [ 000]
temp_load_1              (load             ) [ 000]
write_ln0                (write            ) [ 000]
write_ln606              (write            ) [ 000]
br_ln0                   (br               ) [ 000]
UnifiedRetVal            (phi              ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="read_position_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CurHuffReadBuf_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_03_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_03_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_read_byte_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="select_ln555_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln555_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_read_byte">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="read_position">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_03_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_03/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="CurHuffReadBuf_load_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CurHuffReadBuf_load_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="read_position_load_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_position_load_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln555/2 write_ln0/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln606/2 write_ln606/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln596_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln596/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln555_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln555/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="UnifiedRetVal_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="UnifiedRetVal_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln553_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln553/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln590_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln590/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_8_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_8/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln594_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="temp_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln595_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln595/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="current_read_byte_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_read_byte_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln555_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln555_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln555_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln555/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln604_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln604/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="24" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln604_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln604/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln605_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln605_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln605/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_9_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_9/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln605_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln605/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln553_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln553/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln590_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln590/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="temp_load_1_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load_1/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_03_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_03 "/>
</bind>
</comp>

<comp id="265" class="1005" name="temp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="273" class="1005" name="empty_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="84" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="165"><net_src comp="154" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="175"><net_src comp="158" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="186"><net_src comp="167" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="182" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="206"><net_src comp="177" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="167" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="158" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="154" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="221" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="194" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="233" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="261"><net_src comp="66" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="268"><net_src comp="70" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="276"><net_src comp="74" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_out | {2 }
	Port: p_03_out | {2 }
	Port: current_read_byte_load_out | {2 }
	Port: select_ln555_out | {2 }
	Port: current_read_byte | {2 }
	Port: read_position | {2 }
 - Input state : 
	Port: buf_getv_Pipeline_VITIS_LOOP_594_1 : read_position_load | {1 }
	Port: buf_getv_Pipeline_VITIS_LOOP_594_1 : CurHuffReadBuf_load | {1 }
	Port: buf_getv_Pipeline_VITIS_LOOP_594_1 : p | {1 }
	Port: buf_getv_Pipeline_VITIS_LOOP_594_1 : current_read_byte | {2 }
	Port: buf_getv_Pipeline_VITIS_LOOP_594_1 : read_position | {}
  - Chain level:
	State 1
		store_ln590 : 1
	State 2
		icmp_ln594 : 1
		br_ln594 : 2
		icmp_ln595 : 1
		add_ln555 : 1
		icmp_ln555 : 1
		select_ln555 : 2
		br_ln595 : 2
		trunc_ln604 : 1
		or_ln : 2
		store_ln604 : 3
		add_ln605 : 1
		store_ln605 : 2
		p_9 : 1
		store_ln605 : 2
		store_ln553 : 3
		store_ln590 : 2
		write_ln555 : 1
		write_ln606 : 1
		write_ln596 : 1
		write_ln555 : 3
		write_ln0 : 1
		write_ln606 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln594_fu_161          |    0    |    39   |
|   icmp   |          icmp_ln595_fu_171          |    0    |    39   |
|          |          icmp_ln555_fu_188          |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln555_fu_182          |    0    |    15   |
|    add   |           add_ln605_fu_221          |    0    |    39   |
|          |              p_9_fu_233             |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|  select  |         select_ln555_fu_194         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |          p_read_read_fu_78          |    0    |    0    |
|   read   | CurHuffReadBuf_load_read_read_fu_84 |    0    |    0    |
|          |  read_position_load_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |           grp_write_fu_96           |    0    |    0    |
|   write  |           grp_write_fu_103          |    0    |    0    |
|          |       write_ln596_write_fu_110      |    0    |    0    |
|          |       write_ln555_write_fu_117      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |            p_cast_fu_135            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln604_fu_203         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|             or_ln_fu_207            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   194   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_124|    1   |
|    empty_reg_273    |   32   |
|     p_03_reg_258    |   32   |
|     temp_reg_265    |    8   |
+---------------------+--------+
|        Total        |   73   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||   0.46  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   73   |   203  |
+-----------+--------+--------+--------+
