<stg><name>mem_streaming_Pipeline_VITIS_LOOP_25_1</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:1 %sext_ln25_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln25_cast = sext i59 %sext_ln25_read

]]></Node>
<StgValue><ssdm name="sext_ln25_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln25 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_28_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
VITIS_LOOP_28_2.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_28_2.i:2 %icmp_ln25 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_28_2.i:3 %add_ln25 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i:4 %br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_28_2.i.split, void %_Z9send_dataP7ap_uintILi160EEP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
VITIS_LOOP_28_2.i.split:4 %shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:5 %zext_ln30 = zext i4 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:6 %data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:7 %data_buf_load = load i4 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:10 %data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:11 %data_buf_1_load = load i4 %data_buf_1_addr

]]></Node>
<StgValue><ssdm name="data_buf_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:13 %data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:14 %data_buf_2_load = load i4 %data_buf_2_addr

]]></Node>
<StgValue><ssdm name="data_buf_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:16 %data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:17 %data_buf_3_load = load i4 %data_buf_3_addr

]]></Node>
<StgValue><ssdm name="data_buf_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:19 %data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="data_buf_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:20 %data_buf_4_load = load i4 %data_buf_4_addr

]]></Node>
<StgValue><ssdm name="data_buf_4_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:22 %or_ln30 = or i4 %shl_ln1, i4 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:23 %zext_ln30_2 = zext i4 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:24 %data_buf_addr_2 = getelementptr i16 %data_buf, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:25 %data_buf_load_1 = load i4 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:27 %data_buf_1_addr_2 = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_1_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:28 %data_buf_1_load_1 = load i4 %data_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_1_load_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:30 %data_buf_2_addr_2 = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_2_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:31 %data_buf_2_load_1 = load i4 %data_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_2_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:33 %data_buf_3_addr_2 = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_3_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:34 %data_buf_3_load_1 = load i4 %data_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_3_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:36 %data_buf_4_addr_2 = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="data_buf_4_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:37 %data_buf_4_load_1 = load i4 %data_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_4_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:41 %store_ln25 = store i3 %add_ln25, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:7 %data_buf_load = load i4 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:8 %data = partselect i16 @llvm.part.select.i16, i16 %data_buf_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:11 %data_buf_1_load = load i4 %data_buf_1_addr

]]></Node>
<StgValue><ssdm name="data_buf_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:14 %data_buf_2_load = load i4 %data_buf_2_addr

]]></Node>
<StgValue><ssdm name="data_buf_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:17 %data_buf_3_load = load i4 %data_buf_3_addr

]]></Node>
<StgValue><ssdm name="data_buf_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:20 %data_buf_4_load = load i4 %data_buf_4_addr

]]></Node>
<StgValue><ssdm name="data_buf_4_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:25 %data_buf_load_1 = load i4 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:28 %data_buf_1_load_1 = load i4 %data_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_1_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:31 %data_buf_2_load_1 = load i4 %data_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:34 %data_buf_3_load_1 = load i4 %data_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_3_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_28_2.i.split:37 %data_buf_4_load_1 = load i4 %data_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_4_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
_Z9send_dataP7ap_uintILi160EEP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:0 %out_r_addr = getelementptr i256 %out_r, i64 %sext_ln25_cast

]]></Node>
<StgValue><ssdm name="out_r_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_28_2.i.split:2 %speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:3 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="160" op_0_bw="16">
<![CDATA[
VITIS_LOOP_28_2.i.split:9 %zext_ln30_1 = zext i16 %data

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:12 %data_1 = partset i160 @llvm.part.set.i160.i16, i160 %zext_ln30_1, i16 %data_buf_1_load, i32 31, i32 16

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:15 %data_2 = partset i160 @llvm.part.set.i160.i16, i160 %data_1, i16 %data_buf_2_load, i32 47, i32 32

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:18 %data_3 = partset i160 @llvm.part.set.i160.i16, i160 %data_2, i16 %data_buf_3_load, i32 63, i32 48

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:21 %data_4 = partset i160 @llvm.part.set.i160.i16, i160 %data_3, i16 %data_buf_4_load, i32 79, i32 64

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:26 %data_5 = partset i160 @llvm.part.set.i160.i16, i160 %data_4, i16 %data_buf_load_1, i32 95, i32 80

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:29 %data_6 = partset i160 @llvm.part.set.i160.i16, i160 %data_5, i16 %data_buf_1_load_1, i32 111, i32 96

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:32 %data_7 = partset i160 @llvm.part.set.i160.i16, i160 %data_6, i16 %data_buf_2_load_1, i32 127, i32 112

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:35 %data_8 = partset i160 @llvm.part.set.i160.i16, i160 %data_7, i16 %data_buf_3_load_1, i32 143, i32 128

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:38 %data_9 = partset i160 @llvm.part.set.i160.i16, i160 %data_8, i16 %data_buf_4_load_1, i32 159, i32 144

]]></Node>
<StgValue><ssdm name="data_9"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="160">
<![CDATA[
VITIS_LOOP_28_2.i.split:39 %zext_ln32 = zext i160 %data_9

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_2.i.split:40 %write_ln32 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %out_r_addr, i256 %zext_ln32, i32 1048575

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_28_2.i.split:42 %br_ln25 = br void %VITIS_LOOP_28_2.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="out_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="83" name="sext_ln25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln25"/></StgValue>
</port>
<port id="84" name="data_buf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="data_buf_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="data_buf_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="data_buf_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="data_buf_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i" fromId="89" toId="6">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i59" to="sext_ln25_read" fromId="91" toId="7">
</dataflow>
<dataflow id="93" from="sext_ln25" to="sext_ln25_read" fromId="83" toId="7">
</dataflow>
<dataflow id="94" from="sext_ln25_read" to="sext_ln25_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="97" from="out_r" to="specinterface_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="99" from="empty" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="110" from="empty_2" to="specinterface_ln0" fromId="109" toId="9">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="115" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="9">
</dataflow>
<dataflow id="121" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln25" fromId="122" toId="10">
</dataflow>
<dataflow id="124" from="i" to="store_ln25" fromId="6" toId="10">
</dataflow>
<dataflow id="125" from="i" to="i_2" fromId="6" toId="12">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="128" from="out_r" to="specbitsmap_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="129" from="i_2" to="icmp_ln25" fromId="12" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln25" fromId="130" toId="14">
</dataflow>
<dataflow id="132" from="i_2" to="add_ln25" fromId="12" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln25" fromId="133" toId="15">
</dataflow>
<dataflow id="135" from="icmp_ln25" to="br_ln25" fromId="14" toId="16">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="shl_ln1" fromId="136" toId="17">
</dataflow>
<dataflow id="138" from="i_2" to="shl_ln1" fromId="12" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_139" to="shl_ln1" fromId="139" toId="17">
</dataflow>
<dataflow id="141" from="shl_ln1" to="zext_ln30" fromId="17" toId="18">
</dataflow>
<dataflow id="142" from="data_buf" to="data_buf_addr" fromId="84" toId="19">
</dataflow>
<dataflow id="144" from="StgValue_143" to="data_buf_addr" fromId="143" toId="19">
</dataflow>
<dataflow id="145" from="zext_ln30" to="data_buf_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="146" from="data_buf_addr" to="data_buf_load" fromId="19" toId="20">
</dataflow>
<dataflow id="147" from="data_buf_1" to="data_buf_1_addr" fromId="85" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_143" to="data_buf_1_addr" fromId="143" toId="21">
</dataflow>
<dataflow id="149" from="zext_ln30" to="data_buf_1_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="150" from="data_buf_1_addr" to="data_buf_1_load" fromId="21" toId="22">
</dataflow>
<dataflow id="151" from="data_buf_2" to="data_buf_2_addr" fromId="86" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_143" to="data_buf_2_addr" fromId="143" toId="23">
</dataflow>
<dataflow id="153" from="zext_ln30" to="data_buf_2_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="154" from="data_buf_2_addr" to="data_buf_2_load" fromId="23" toId="24">
</dataflow>
<dataflow id="155" from="data_buf_3" to="data_buf_3_addr" fromId="87" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_143" to="data_buf_3_addr" fromId="143" toId="25">
</dataflow>
<dataflow id="157" from="zext_ln30" to="data_buf_3_addr" fromId="18" toId="25">
</dataflow>
<dataflow id="158" from="data_buf_3_addr" to="data_buf_3_load" fromId="25" toId="26">
</dataflow>
<dataflow id="159" from="data_buf_4" to="data_buf_4_addr" fromId="88" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_143" to="data_buf_4_addr" fromId="143" toId="27">
</dataflow>
<dataflow id="161" from="zext_ln30" to="data_buf_4_addr" fromId="18" toId="27">
</dataflow>
<dataflow id="162" from="data_buf_4_addr" to="data_buf_4_load" fromId="27" toId="28">
</dataflow>
<dataflow id="163" from="shl_ln1" to="or_ln30" fromId="17" toId="29">
</dataflow>
<dataflow id="165" from="StgValue_164" to="or_ln30" fromId="164" toId="29">
</dataflow>
<dataflow id="166" from="or_ln30" to="zext_ln30_2" fromId="29" toId="30">
</dataflow>
<dataflow id="167" from="data_buf" to="data_buf_addr_2" fromId="84" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_143" to="data_buf_addr_2" fromId="143" toId="31">
</dataflow>
<dataflow id="169" from="zext_ln30_2" to="data_buf_addr_2" fromId="30" toId="31">
</dataflow>
<dataflow id="170" from="data_buf_addr_2" to="data_buf_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="171" from="data_buf_1" to="data_buf_1_addr_2" fromId="85" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_143" to="data_buf_1_addr_2" fromId="143" toId="33">
</dataflow>
<dataflow id="173" from="zext_ln30_2" to="data_buf_1_addr_2" fromId="30" toId="33">
</dataflow>
<dataflow id="174" from="data_buf_1_addr_2" to="data_buf_1_load_1" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="data_buf_2" to="data_buf_2_addr_2" fromId="86" toId="35">
</dataflow>
<dataflow id="176" from="StgValue_143" to="data_buf_2_addr_2" fromId="143" toId="35">
</dataflow>
<dataflow id="177" from="zext_ln30_2" to="data_buf_2_addr_2" fromId="30" toId="35">
</dataflow>
<dataflow id="178" from="data_buf_2_addr_2" to="data_buf_2_load_1" fromId="35" toId="36">
</dataflow>
<dataflow id="179" from="data_buf_3" to="data_buf_3_addr_2" fromId="87" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_143" to="data_buf_3_addr_2" fromId="143" toId="37">
</dataflow>
<dataflow id="181" from="zext_ln30_2" to="data_buf_3_addr_2" fromId="30" toId="37">
</dataflow>
<dataflow id="182" from="data_buf_3_addr_2" to="data_buf_3_load_1" fromId="37" toId="38">
</dataflow>
<dataflow id="183" from="data_buf_4" to="data_buf_4_addr_2" fromId="88" toId="39">
</dataflow>
<dataflow id="184" from="StgValue_143" to="data_buf_4_addr_2" fromId="143" toId="39">
</dataflow>
<dataflow id="185" from="zext_ln30_2" to="data_buf_4_addr_2" fromId="30" toId="39">
</dataflow>
<dataflow id="186" from="data_buf_4_addr_2" to="data_buf_4_load_1" fromId="39" toId="40">
</dataflow>
<dataflow id="187" from="add_ln25" to="store_ln25" fromId="15" toId="41">
</dataflow>
<dataflow id="188" from="i" to="store_ln25" fromId="6" toId="41">
</dataflow>
<dataflow id="189" from="data_buf_addr" to="data_buf_load" fromId="19" toId="42">
</dataflow>
<dataflow id="191" from="llvm.part.select.i16" to="data" fromId="190" toId="43">
</dataflow>
<dataflow id="192" from="data_buf_load" to="data" fromId="42" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_193" to="data" fromId="193" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_100" to="data" fromId="100" toId="43">
</dataflow>
<dataflow id="196" from="data_buf_1_addr" to="data_buf_1_load" fromId="21" toId="44">
</dataflow>
<dataflow id="197" from="data_buf_2_addr" to="data_buf_2_load" fromId="23" toId="45">
</dataflow>
<dataflow id="198" from="data_buf_3_addr" to="data_buf_3_load" fromId="25" toId="46">
</dataflow>
<dataflow id="199" from="data_buf_4_addr" to="data_buf_4_load" fromId="27" toId="47">
</dataflow>
<dataflow id="200" from="data_buf_addr_2" to="data_buf_load_1" fromId="31" toId="48">
</dataflow>
<dataflow id="201" from="data_buf_1_addr_2" to="data_buf_1_load_1" fromId="33" toId="49">
</dataflow>
<dataflow id="202" from="data_buf_2_addr_2" to="data_buf_2_load_1" fromId="35" toId="50">
</dataflow>
<dataflow id="203" from="data_buf_3_addr_2" to="data_buf_3_load_1" fromId="37" toId="51">
</dataflow>
<dataflow id="204" from="data_buf_4_addr_2" to="data_buf_4_load_1" fromId="39" toId="52">
</dataflow>
<dataflow id="205" from="out_r" to="out_r_addr" fromId="82" toId="53">
</dataflow>
<dataflow id="206" from="sext_ln25_cast" to="out_r_addr" fromId="8" toId="53">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="207" toId="54">
</dataflow>
<dataflow id="209" from="StgValue_119" to="specpipeline_ln25" fromId="119" toId="54">
</dataflow>
<dataflow id="210" from="StgValue_100" to="specpipeline_ln25" fromId="100" toId="54">
</dataflow>
<dataflow id="211" from="StgValue_100" to="specpipeline_ln25" fromId="100" toId="54">
</dataflow>
<dataflow id="212" from="StgValue_100" to="specpipeline_ln25" fromId="100" toId="54">
</dataflow>
<dataflow id="213" from="empty_0" to="specpipeline_ln25" fromId="103" toId="54">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln25" fromId="214" toId="55">
</dataflow>
<dataflow id="217" from="StgValue_216" to="speclooptripcount_ln25" fromId="216" toId="55">
</dataflow>
<dataflow id="218" from="StgValue_216" to="speclooptripcount_ln25" fromId="216" toId="55">
</dataflow>
<dataflow id="219" from="StgValue_216" to="speclooptripcount_ln25" fromId="216" toId="55">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="220" toId="56">
</dataflow>
<dataflow id="223" from="empty_11" to="specloopname_ln25" fromId="222" toId="56">
</dataflow>
<dataflow id="224" from="data" to="zext_ln30_1" fromId="43" toId="57">
</dataflow>
<dataflow id="226" from="llvm.part.set.i160.i16" to="data_1" fromId="225" toId="58">
</dataflow>
<dataflow id="227" from="zext_ln30_1" to="data_1" fromId="57" toId="58">
</dataflow>
<dataflow id="228" from="data_buf_1_load" to="data_1" fromId="44" toId="58">
</dataflow>
<dataflow id="230" from="StgValue_229" to="data_1" fromId="229" toId="58">
</dataflow>
<dataflow id="231" from="StgValue_112" to="data_1" fromId="112" toId="58">
</dataflow>
<dataflow id="232" from="llvm.part.set.i160.i16" to="data_2" fromId="225" toId="59">
</dataflow>
<dataflow id="233" from="data_1" to="data_2" fromId="58" toId="59">
</dataflow>
<dataflow id="234" from="data_buf_2_load" to="data_2" fromId="45" toId="59">
</dataflow>
<dataflow id="236" from="StgValue_235" to="data_2" fromId="235" toId="59">
</dataflow>
<dataflow id="238" from="StgValue_237" to="data_2" fromId="237" toId="59">
</dataflow>
<dataflow id="239" from="llvm.part.set.i160.i16" to="data_3" fromId="225" toId="60">
</dataflow>
<dataflow id="240" from="data_2" to="data_3" fromId="59" toId="60">
</dataflow>
<dataflow id="241" from="data_buf_3_load" to="data_3" fromId="46" toId="60">
</dataflow>
<dataflow id="243" from="StgValue_242" to="data_3" fromId="242" toId="60">
</dataflow>
<dataflow id="245" from="StgValue_244" to="data_3" fromId="244" toId="60">
</dataflow>
<dataflow id="246" from="llvm.part.set.i160.i16" to="data_4" fromId="225" toId="61">
</dataflow>
<dataflow id="247" from="data_3" to="data_4" fromId="60" toId="61">
</dataflow>
<dataflow id="248" from="data_buf_4_load" to="data_4" fromId="47" toId="61">
</dataflow>
<dataflow id="250" from="StgValue_249" to="data_4" fromId="249" toId="61">
</dataflow>
<dataflow id="252" from="StgValue_251" to="data_4" fromId="251" toId="61">
</dataflow>
<dataflow id="253" from="llvm.part.set.i160.i16" to="data_5" fromId="225" toId="62">
</dataflow>
<dataflow id="254" from="data_4" to="data_5" fromId="61" toId="62">
</dataflow>
<dataflow id="255" from="data_buf_load_1" to="data_5" fromId="48" toId="62">
</dataflow>
<dataflow id="257" from="StgValue_256" to="data_5" fromId="256" toId="62">
</dataflow>
<dataflow id="259" from="StgValue_258" to="data_5" fromId="258" toId="62">
</dataflow>
<dataflow id="260" from="llvm.part.set.i160.i16" to="data_6" fromId="225" toId="63">
</dataflow>
<dataflow id="261" from="data_5" to="data_6" fromId="62" toId="63">
</dataflow>
<dataflow id="262" from="data_buf_1_load_1" to="data_6" fromId="49" toId="63">
</dataflow>
<dataflow id="264" from="StgValue_263" to="data_6" fromId="263" toId="63">
</dataflow>
<dataflow id="266" from="StgValue_265" to="data_6" fromId="265" toId="63">
</dataflow>
<dataflow id="267" from="llvm.part.set.i160.i16" to="data_7" fromId="225" toId="64">
</dataflow>
<dataflow id="268" from="data_6" to="data_7" fromId="63" toId="64">
</dataflow>
<dataflow id="269" from="data_buf_2_load_1" to="data_7" fromId="50" toId="64">
</dataflow>
<dataflow id="271" from="StgValue_270" to="data_7" fromId="270" toId="64">
</dataflow>
<dataflow id="273" from="StgValue_272" to="data_7" fromId="272" toId="64">
</dataflow>
<dataflow id="274" from="llvm.part.set.i160.i16" to="data_8" fromId="225" toId="65">
</dataflow>
<dataflow id="275" from="data_7" to="data_8" fromId="64" toId="65">
</dataflow>
<dataflow id="276" from="data_buf_3_load_1" to="data_8" fromId="51" toId="65">
</dataflow>
<dataflow id="278" from="StgValue_277" to="data_8" fromId="277" toId="65">
</dataflow>
<dataflow id="280" from="StgValue_279" to="data_8" fromId="279" toId="65">
</dataflow>
<dataflow id="281" from="llvm.part.set.i160.i16" to="data_9" fromId="225" toId="66">
</dataflow>
<dataflow id="282" from="data_8" to="data_9" fromId="65" toId="66">
</dataflow>
<dataflow id="283" from="data_buf_4_load_1" to="data_9" fromId="52" toId="66">
</dataflow>
<dataflow id="285" from="StgValue_284" to="data_9" fromId="284" toId="66">
</dataflow>
<dataflow id="287" from="StgValue_286" to="data_9" fromId="286" toId="66">
</dataflow>
<dataflow id="288" from="data_9" to="zext_ln32" fromId="66" toId="67">
</dataflow>
<dataflow id="290" from="_ssdm_op_Write.m_axi.p1i256" to="write_ln32" fromId="289" toId="68">
</dataflow>
<dataflow id="291" from="out_r_addr" to="write_ln32" fromId="53" toId="68">
</dataflow>
<dataflow id="292" from="zext_ln32" to="write_ln32" fromId="67" toId="68">
</dataflow>
<dataflow id="294" from="StgValue_293" to="write_ln32" fromId="293" toId="68">
</dataflow>
<dataflow id="295" from="icmp_ln25" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="296" from="icmp_ln25" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
