xpm_memory.sv,systemverilog,xpm,E:/Vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/Vivado/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/pipeline_CPU.srcs/sources_1/ip/async_mem_1/0bf5/simulation/dist_mem_gen_v8_0.v,
async_mem_1.v,verilog,xil_defaultlib,../../../../SingleCycle.gen/sources_1/ip/async_mem_1/sim/async_mem_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
