Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,448
design__inferred_latch__count,0
design__instance__count,2225
design__instance__area,18945.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,18
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001312251202762127
power__switching__total,0.0006243489915505052
power__leakage__total,2.3284504990783716e-08
power__total,0.0019366234773769975
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.0746
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.0746
timing__hold__ws__corner:nom_tt_025C_1v80,0.311219
timing__setup__ws__corner:nom_tt_025C_1v80,9.234228
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311219
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.234228
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,15
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,18
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.115206
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.115206
timing__hold__ws__corner:nom_ss_100C_1v60,0.870899
timing__setup__ws__corner:nom_ss_100C_1v60,-1.675101
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-17.787779
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.675101
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.870899
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,20
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.675101
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,20
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,18
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.056528
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.056528
timing__hold__ws__corner:nom_ff_n40C_1v95,0.111193
timing__setup__ws__corner:nom_ff_n40C_1v95,13.266189
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111193
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.266189
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,18
design__max_fanout_violation__count,18
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.054094
clock__skew__worst_setup,-0.122365
timing__hold__ws,0.109089
timing__setup__ws,-2.022251
timing__hold__tns,0.0
timing__setup__tns,-25.93321
timing__hold__wns,0.0
timing__setup__wns,-2.022251
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109089
timing__hold_r2r_vio__count,0
timing__setup_vio__count,63
timing__setup_r2r__ws,-2.022251
timing__setup_r2r_vio__count,63
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2225
design__instance__area__stdcell,18945.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.553072
design__instance__utilization__stdcell,0.553072
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,36612.1
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,298
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1788
route__net__special,2
route__drc_errors__iter:1,715
route__wirelength__iter:1,44393
route__drc_errors__iter:2,161
route__wirelength__iter:2,43964
route__drc_errors__iter:3,166
route__wirelength__iter:3,43775
route__drc_errors__iter:4,6
route__wirelength__iter:4,43758
route__drc_errors__iter:5,0
route__wirelength__iter:5,43756
route__drc_errors,0
route__wirelength,43756
route__vias,11648
route__vias__singlecut,11648
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,409.38
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,18
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.071485
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.071485
timing__hold__ws__corner:min_tt_025C_1v80,0.308099
timing__setup__ws__corner:min_tt_025C_1v80,9.403392
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308099
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9.403392
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,18
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.111039
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.111039
timing__hold__ws__corner:min_ss_100C_1v60,0.862015
timing__setup__ws__corner:min_ss_100C_1v60,-1.362121
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-12.123247
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-1.362121
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862015
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,16
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.362121
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,16
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,18
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.054094
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.054094
timing__hold__ws__corner:min_ff_n40C_1v95,0.109089
timing__setup__ws__corner:min_ff_n40C_1v95,13.379152
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109089
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.379152
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,18
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.080151
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.080151
timing__hold__ws__corner:max_tt_025C_1v80,0.314208
timing__setup__ws__corner:max_tt_025C_1v80,9.051478
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314208
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.051478
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,18
design__max_fanout_violation__count__corner:max_ss_100C_1v60,18
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.122365
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.122365
timing__hold__ws__corner:max_ss_100C_1v60,0.877508
timing__setup__ws__corner:max_ss_100C_1v60,-2.022251
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-25.93321
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-2.022251
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.877508
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,27
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.022251
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,27
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,18
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.061266
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.061266
timing__hold__ws__corner:max_ff_n40C_1v95,0.113256
timing__setup__ws__corner:max_ff_n40C_1v95,13.146856
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113256
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.146856
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000761397
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000779358
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000158736
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000779358
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001550000000000000067502427258947506061304011382162570953369140625
ir__drop__worst,0.0000761000000000000066148475585947608124115504324436187744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
