Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct  6 13:03:17 2023
| Host         : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DG_multiple_led_timing_summary_routed.rpt -pb DG_multiple_led_timing_summary_routed.pb -rpx DG_multiple_led_timing_summary_routed.rpx -warn_on_violation
| Design       : DG_multiple_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 512         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (1625)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: u_Izhikevich_model_pipeline_multiple/pointer_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1625)
---------------------------------
 There are 1625 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.555        0.000                      0                 2077        0.024        0.000                      0                 2077        3.000        0.000                       0                  1631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_33_3    {0.000 15.015}     30.030          33.300          
  clkfbout_clk_33_3    {0.000 20.000}     40.000          25.000          
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_33_3_1  {0.000 15.015}     30.030          33.300          
  clkfbout_clk_33_3_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_33_3          0.555        0.000                      0                 2077        0.157        0.000                      0                 2077       13.765        0.000                       0                  1627  
  clkfbout_clk_33_3                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_33_3_1        0.563        0.000                      0                 2077        0.157        0.000                      0                 2077       13.765        0.000                       0                  1627  
  clkfbout_clk_33_3_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_33_3_1  clk_out1_clk_33_3          0.555        0.000                      0                 2077        0.024        0.000                      0                 2077  
clk_out1_clk_33_3    clk_out1_clk_33_3_1        0.555        0.000                      0                 2077        0.024        0.000                      0                 2077  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_out1_clk_33_3                         
(none)               clk_out1_clk_33_3_1                       
(none)               clkfbout_clk_33_3                         
(none)               clkfbout_clk_33_3_1                       
(none)                                    clk_out1_clk_33_3    
(none)                                    clk_out1_clk_33_3_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_33_3
  To Clock:  clk_out1_clk_33_3

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 9.871ns (33.718%)  route 19.404ns (66.282%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.348    28.307 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_42/O
                         net (fo=1, routed)           0.000    28.307    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[10]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.031    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.303ns  (logic 9.899ns (33.781%)  route 19.404ns (66.219%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.376    28.335 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_41/O
                         net (fo=1, routed)           0.000    28.335    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[11]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.335    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.258ns  (logic 9.871ns (33.738%)  route 19.387ns (66.262%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.348    28.290 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_48/O
                         net (fo=1, routed)           0.000    28.290    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[4]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.032    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.290    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.871ns (33.746%)  route 19.380ns (66.254%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.348    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[12]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.032    28.864    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         28.864    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.285ns  (logic 9.871ns (33.706%)  route 19.414ns (66.294%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.348    28.317 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.000    28.317    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[6]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.077    28.913    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.913    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.896ns (33.802%)  route 19.380ns (66.198%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.373    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[13]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.871ns (33.717%)  route 19.405ns (66.283%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.348    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_50/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[2]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.077    28.912    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.912    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.298ns  (logic 9.893ns (33.767%)  route 19.405ns (66.233%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.370    28.330 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_49/O
                         net (fo=1, routed)           0.000    28.330    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[3]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.118    28.953    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.953    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.864ns (33.722%)  route 19.387ns (66.278%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.341    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_47/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[5]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.075    28.906    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.277ns  (logic 9.863ns (33.688%)  route 19.414ns (66.312%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.340    28.309 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_45/O
                         net (fo=1, routed)           0.000    28.309    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[7]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.118    28.954    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.277    u_Izhikevich_model_pipeline_multiple/v_first_reg[18]
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X19Y105        FDRE (Hold_fdre_C_D)         0.066    -0.434    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/Q
                         net (fo=1, routed)           0.103    -0.294    u_Izhikevich_model_pipeline_multiple/v_first_reg[30]
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X21Y110        FDRE (Hold_fdre_C_D)         0.066    -0.456    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/Q
                         net (fo=1, routed)           0.113    -0.284    u_Izhikevich_model_pipeline_multiple/v_first_reg[32]
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X20Y110        FDRE (Hold_fdre_C_D)         0.072    -0.453    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_led_spikes/duty_cycle_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_led_spikes/duty_cycle_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.561    -0.620    u_led_spikes/CLK
    SLICE_X35Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_led_spikes/duty_cycle_reg[2][2]/Q
                         net (fo=5, routed)           0.122    -0.358    u_led_spikes/sel0__0[2]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  u_led_spikes/duty_cycle[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_led_spikes/duty_cycle[2][3]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.829    -0.860    u_led_spikes/CLK
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.487    u_led_spikes/duty_cycle_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.285    u_Izhikevich_model_pipeline_multiple/v_first_reg[13]
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X25Y102        FDRE (Hold_fdre_C_D)         0.072    -0.464    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.642    -0.539    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/Q
                         net (fo=1, routed)           0.110    -0.288    u_Izhikevich_model_pipeline_multiple/v_first_reg[62]
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.915    -0.774    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X23Y112        FDRE (Hold_fdre_C_D)         0.072    -0.467    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.002%)  route 0.147ns (50.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X24Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.248    u_Izhikevich_model_pipeline_multiple/v_second_reg[2]
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X22Y103        FDRE (Hold_fdre_C_D)         0.072    -0.428    u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.558    -0.623    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/Q
                         net (fo=8, routed)           0.140    -0.342    u_Izhikevich_model_pipeline_multiple/u_second_reg[49]
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.826    -0.863    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.066    -0.522    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y84         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/Q
                         net (fo=8, routed)           0.125    -0.355    u_Izhikevich_model_pipeline_multiple/u_second_reg[50]
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.827    -0.862    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.072    -0.536    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.646    -0.535    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.280    u_Izhikevich_model_pipeline_multiple/v_first_reg[0]
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.920    -0.769    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/C
                         clock pessimism              0.234    -0.535    
    SLICE_X20Y102        FDRE (Hold_fdre_C_D)         0.070    -0.465    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_33_3
Waveform(ns):       { 0.000 15.015 }
Period(ns):         30.030
Sources:            { inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         30.030      27.875     BUFGCTRL_X0Y0    inst_clk_33_3/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.030      28.781     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X35Y87     pointer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X35Y87     pointer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X28Y41     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y42     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y42     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.030      183.330    MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_33_3
  To Clock:  clkfbout_clk_33_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_33_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    inst_clk_33_3/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_33_3_1
  To Clock:  clk_out1_clk_33_3_1

Setup :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 9.871ns (33.718%)  route 19.404ns (66.282%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.348    28.307 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_42/O
                         net (fo=1, routed)           0.000    28.307    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[10]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.126    28.839    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.031    28.870    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.870    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.303ns  (logic 9.899ns (33.781%)  route 19.404ns (66.219%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.376    28.335 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_41/O
                         net (fo=1, routed)           0.000    28.335    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[11]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.126    28.839    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.075    28.914    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         28.914    
                         arrival time                         -28.335    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.258ns  (logic 9.871ns (33.738%)  route 19.387ns (66.262%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.348    28.290 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_48/O
                         net (fo=1, routed)           0.000    28.290    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[4]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.126    28.839    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.032    28.871    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.871    
                         arrival time                         -28.290    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.871ns (33.746%)  route 19.380ns (66.254%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.348    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[12]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.126    28.840    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.032    28.872    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         28.872    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.285ns  (logic 9.871ns (33.706%)  route 19.414ns (66.294%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.348    28.317 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.000    28.317    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[6]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.126    28.844    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.077    28.921    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.921    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.896ns (33.802%)  route 19.380ns (66.198%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.373    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[13]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.126    28.840    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.075    28.915    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.915    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.871ns (33.717%)  route 19.405ns (66.283%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.348    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_50/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[2]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.126    28.843    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.077    28.920    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.920    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.298ns  (logic 9.893ns (33.767%)  route 19.405ns (66.233%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.370    28.330 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_49/O
                         net (fo=1, routed)           0.000    28.330    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[3]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.126    28.843    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.118    28.961    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.961    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.864ns (33.722%)  route 19.387ns (66.278%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.341    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_47/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[5]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.126    28.839    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.075    28.914    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.914    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.277ns  (logic 9.863ns (33.688%)  route 19.414ns (66.312%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.340    28.309 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_45/O
                         net (fo=1, routed)           0.000    28.309    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[7]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.126    28.844    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.118    28.962    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         28.962    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.277    u_Izhikevich_model_pipeline_multiple/v_first_reg[18]
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X19Y105        FDRE (Hold_fdre_C_D)         0.066    -0.434    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/Q
                         net (fo=1, routed)           0.103    -0.294    u_Izhikevich_model_pipeline_multiple/v_first_reg[30]
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X21Y110        FDRE (Hold_fdre_C_D)         0.066    -0.456    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/Q
                         net (fo=1, routed)           0.113    -0.284    u_Izhikevich_model_pipeline_multiple/v_first_reg[32]
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X20Y110        FDRE (Hold_fdre_C_D)         0.072    -0.453    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_led_spikes/duty_cycle_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_led_spikes/duty_cycle_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.561    -0.620    u_led_spikes/CLK
    SLICE_X35Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_led_spikes/duty_cycle_reg[2][2]/Q
                         net (fo=5, routed)           0.122    -0.358    u_led_spikes/sel0__0[2]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  u_led_spikes/duty_cycle[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_led_spikes/duty_cycle[2][3]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.829    -0.860    u_led_spikes/CLK
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.487    u_led_spikes/duty_cycle_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.285    u_Izhikevich_model_pipeline_multiple/v_first_reg[13]
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X25Y102        FDRE (Hold_fdre_C_D)         0.072    -0.464    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.642    -0.539    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/Q
                         net (fo=1, routed)           0.110    -0.288    u_Izhikevich_model_pipeline_multiple/v_first_reg[62]
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.915    -0.774    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X23Y112        FDRE (Hold_fdre_C_D)         0.072    -0.467    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.002%)  route 0.147ns (50.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X24Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.248    u_Izhikevich_model_pipeline_multiple/v_second_reg[2]
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X22Y103        FDRE (Hold_fdre_C_D)         0.072    -0.428    u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.558    -0.623    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/Q
                         net (fo=8, routed)           0.140    -0.342    u_Izhikevich_model_pipeline_multiple/u_second_reg[49]
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.826    -0.863    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.066    -0.522    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y84         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/Q
                         net (fo=8, routed)           0.125    -0.355    u_Izhikevich_model_pipeline_multiple/u_second_reg[50]
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.827    -0.862    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.072    -0.536    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.646    -0.535    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.280    u_Izhikevich_model_pipeline_multiple/v_first_reg[0]
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.920    -0.769    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/C
                         clock pessimism              0.234    -0.535    
    SLICE_X20Y102        FDRE (Hold_fdre_C_D)         0.070    -0.465    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_33_3_1
Waveform(ns):       { 0.000 15.015 }
Period(ns):         30.030
Sources:            { inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         30.030      27.875     BUFGCTRL_X0Y0    inst_clk_33_3/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.030      28.781     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X35Y87     pointer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X35Y87     pointer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X28Y41     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y42     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y42     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X29Y43     u_Izhikevich_model_pipeline_multiple/a_MUL_h_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.030      183.330    MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.015      13.765     SLICE_X42Y69     u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_33_3_1
  To Clock:  clkfbout_clk_33_3_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_33_3_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    inst_clk_33_3/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_33_3_1
  To Clock:  clk_out1_clk_33_3

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 9.871ns (33.718%)  route 19.404ns (66.282%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.348    28.307 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_42/O
                         net (fo=1, routed)           0.000    28.307    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[10]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.031    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.303ns  (logic 9.899ns (33.781%)  route 19.404ns (66.219%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.376    28.335 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_41/O
                         net (fo=1, routed)           0.000    28.335    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[11]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.335    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.258ns  (logic 9.871ns (33.738%)  route 19.387ns (66.262%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.348    28.290 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_48/O
                         net (fo=1, routed)           0.000    28.290    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[4]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.032    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.290    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.871ns (33.746%)  route 19.380ns (66.254%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.348    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[12]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.032    28.864    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         28.864    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.285ns  (logic 9.871ns (33.706%)  route 19.414ns (66.294%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.348    28.317 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.000    28.317    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[6]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.077    28.913    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.913    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.896ns (33.802%)  route 19.380ns (66.198%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.373    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[13]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.871ns (33.717%)  route 19.405ns (66.283%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.348    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_50/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[2]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.077    28.912    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.912    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.298ns  (logic 9.893ns (33.767%)  route 19.405ns (66.233%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.370    28.330 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_49/O
                         net (fo=1, routed)           0.000    28.330    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[3]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.118    28.953    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.953    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.864ns (33.722%)  route 19.387ns (66.278%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.341    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_47/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[5]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.075    28.906    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3 rise@30.030ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        29.277ns  (logic 9.863ns (33.688%)  route 19.414ns (66.312%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.340    28.309 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_45/O
                         net (fo=1, routed)           0.000    28.309    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[7]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.118    28.954    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.277    u_Izhikevich_model_pipeline_multiple/v_first_reg[18]
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.133    -0.367    
    SLICE_X19Y105        FDRE (Hold_fdre_C_D)         0.066    -0.301    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/Q
                         net (fo=1, routed)           0.103    -0.294    u_Izhikevich_model_pipeline_multiple/v_first_reg[30]
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.133    -0.389    
    SLICE_X21Y110        FDRE (Hold_fdre_C_D)         0.066    -0.323    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/Q
                         net (fo=1, routed)           0.113    -0.284    u_Izhikevich_model_pipeline_multiple/v_first_reg[32]
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.133    -0.392    
    SLICE_X20Y110        FDRE (Hold_fdre_C_D)         0.072    -0.320    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_led_spikes/duty_cycle_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_led_spikes/duty_cycle_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.561    -0.620    u_led_spikes/CLK
    SLICE_X35Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_led_spikes/duty_cycle_reg[2][2]/Q
                         net (fo=5, routed)           0.122    -0.358    u_led_spikes/sel0__0[2]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  u_led_spikes/duty_cycle[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_led_spikes/duty_cycle[2][3]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.829    -0.860    u_led_spikes/CLK
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.133    -0.474    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.354    u_led_spikes/duty_cycle_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.285    u_Izhikevich_model_pipeline_multiple/v_first_reg[13]
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.133    -0.403    
    SLICE_X25Y102        FDRE (Hold_fdre_C_D)         0.072    -0.331    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.642    -0.539    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/Q
                         net (fo=1, routed)           0.110    -0.288    u_Izhikevich_model_pipeline_multiple/v_first_reg[62]
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.915    -0.774    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/C
                         clock pessimism              0.235    -0.539    
                         clock uncertainty            0.133    -0.406    
    SLICE_X23Y112        FDRE (Hold_fdre_C_D)         0.072    -0.334    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.002%)  route 0.147ns (50.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X24Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.248    u_Izhikevich_model_pipeline_multiple/v_second_reg[2]
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.133    -0.367    
    SLICE_X22Y103        FDRE (Hold_fdre_C_D)         0.072    -0.295    u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.558    -0.623    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/Q
                         net (fo=8, routed)           0.140    -0.342    u_Izhikevich_model_pipeline_multiple/u_second_reg[49]
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.826    -0.863    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.133    -0.455    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.066    -0.389    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y84         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/Q
                         net (fo=8, routed)           0.125    -0.355    u_Izhikevich_model_pipeline_multiple/u_second_reg[50]
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.827    -0.862    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.133    -0.475    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.072    -0.403    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3 rise@0.000ns - clk_out1_clk_33_3_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.646    -0.535    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.280    u_Izhikevich_model_pipeline_multiple/v_first_reg[0]
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.920    -0.769    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/C
                         clock pessimism              0.234    -0.535    
                         clock uncertainty            0.133    -0.402    
    SLICE_X20Y102        FDRE (Hold_fdre_C_D)         0.070    -0.332    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_33_3
  To Clock:  clk_out1_clk_33_3_1

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 9.871ns (33.718%)  route 19.404ns (66.282%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.348    28.307 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_42/O
                         net (fo=1, routed)           0.000    28.307    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[10]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.031    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.303ns  (logic 9.899ns (33.781%)  route 19.404ns (66.219%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.474 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.086    27.959    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.376    28.335 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_41/O
                         net (fo=1, routed)           0.000    28.335    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[11]
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.440    28.474    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X15Y53         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]/C
                         clock pessimism              0.491    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.335    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.258ns  (logic 9.871ns (33.738%)  route 19.387ns (66.262%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.348    28.290 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_48/O
                         net (fo=1, routed)           0.000    28.290    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[4]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.032    28.863    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.863    
                         arrival time                         -28.290    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.871ns (33.746%)  route 19.380ns (66.254%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.348    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[12]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.032    28.864    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         28.864    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.285ns  (logic 9.871ns (33.706%)  route 19.414ns (66.294%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.348    28.317 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.000    28.317    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[6]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.077    28.913    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.913    
                         arrival time                         -28.317    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.896ns (33.802%)  route 19.380ns (66.198%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.482 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.062    27.935    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.373    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[13]
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.447    28.482    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y43         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]/C
                         clock pessimism              0.484    28.965    
                         clock uncertainty           -0.133    28.832    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.075    28.907    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.276ns  (logic 9.871ns (33.717%)  route 19.405ns (66.283%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.348    28.308 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_50/O
                         net (fo=1, routed)           0.000    28.308    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[2]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.077    28.912    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.912    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.298ns  (logic 9.893ns (33.767%)  route 19.405ns (66.233%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 28.485 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.087    27.960    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.370    28.330 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_49/O
                         net (fo=1, routed)           0.000    28.330    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[3]
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.450    28.485    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y46         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]/C
                         clock pessimism              0.484    28.968    
                         clock uncertainty           -0.133    28.835    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.118    28.953    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.953    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.251ns  (logic 9.864ns (33.722%)  route 19.387ns (66.278%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 28.481 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.069    27.942    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.341    28.283 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_47/O
                         net (fo=1, routed)           0.000    28.283    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[5]
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.446    28.481    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X28Y41         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]/C
                         clock pessimism              0.484    28.964    
                         clock uncertainty           -0.133    28.831    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.075    28.906    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -28.283    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_out1_clk_33_3_1 rise@30.030ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        29.277ns  (logic 9.863ns (33.688%)  route 19.414ns (66.312%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 28.486 - 30.030 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.544    -0.968    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X38Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  u_Izhikevich_model_pipeline_multiple/pointer_reg[0]/Q
                         net (fo=137, routed)         2.679     2.229    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DPRA0
    SLICE_X38Y119        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     2.379 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_2_2/DP/O
                         net (fo=15, routed)          1.407     3.786    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X25Y107        LUT2 (Prop_lut2_I0_O)        0.328     4.114 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000     4.114    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X25Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.664 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.664    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.778 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.778    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.892 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.892    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.006 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.309     6.315    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X29Y113        LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          0.886     7.325    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X26Y106        LUT4 (Prop_lut4_I3_O)        0.119     7.444 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=3, routed)           0.971     8.415    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[3]
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.332     8.747 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     8.747    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[1]
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.297 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.297    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     9.411    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.639 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.495    10.134    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[10]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.313    10.447 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, routed)           0.801    11.248    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.124    11.372 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000    11.372    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X21Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    11.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000    11.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    11.678 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.812    12.490    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.866    13.356 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.356    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.812    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.926    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.040    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.154    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.268    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.382    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.610    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.724    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.838    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.172 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[27].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=4, routed)           1.020    16.193    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[23]
    SLICE_X30Y103        LUT4 (Prop_lut4_I1_O)        0.303    16.496 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    16.496    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.009 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    17.009    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.126 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.420    18.545    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_OUT[1]
    SLICE_X28Y101        MUXF7 (Prop_muxf7_S_O)       0.276    18.821 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_16__0/O
                         net (fo=1, routed)           0.823    19.645    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6_0[0]
    SLICE_X28Y101        LUT3 (Prop_lut3_I2_O)        0.329    19.974 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           0.804    20.777    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I0_O)        0.327    21.104 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          1.189    22.293    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.124    22.417 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/NORMAL_NORM_DIST.ip_sig_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.417    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_3
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.930 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ip_sig_reg0_carry/CO[3]
                         net (fo=1, routed)           1.122    24.053    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124    24.177 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.579    24.756    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X38Y110        LUT5 (Prop_lut5_I3_O)        0.117    24.873 f  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.096    27.969    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.340    28.309 r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_45/O
                         net (fo=1, routed)           0.000    28.309    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_next[7]
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                     30.030    30.030 r  
    W5                                                0.000    30.030 r  clk (IN)
                         net (fo=0)                   0.000    30.030    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.418 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.580    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.362 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.944    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.035 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.451    28.486    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X14Y47         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]/C
                         clock pessimism              0.484    28.969    
                         clock uncertainty           -0.133    28.836    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)        0.118    28.954    u_Izhikevich_model_pipeline_multiple/v_SUB_Vr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         28.954    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.277    u_Izhikevich_model_pipeline_multiple/v_first_reg[18]
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X19Y105        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.133    -0.367    
    SLICE_X19Y105        FDRE (Hold_fdre_C_D)         0.066    -0.301    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[30]/Q
                         net (fo=1, routed)           0.103    -0.294    u_Izhikevich_model_pipeline_multiple/v_first_reg[30]
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.133    -0.389    
    SLICE_X21Y110        FDRE (Hold_fdre_C_D)         0.066    -0.323    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.643    -0.538    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X21Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[32]/Q
                         net (fo=1, routed)           0.113    -0.284    u_Izhikevich_model_pipeline_multiple/v_first_reg[32]
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.917    -0.772    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y110        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.133    -0.392    
    SLICE_X20Y110        FDRE (Hold_fdre_C_D)         0.072    -0.320    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_led_spikes/duty_cycle_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_led_spikes/duty_cycle_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.561    -0.620    u_led_spikes/CLK
    SLICE_X35Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_led_spikes/duty_cycle_reg[2][2]/Q
                         net (fo=5, routed)           0.122    -0.358    u_led_spikes/sel0__0[2]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  u_led_spikes/duty_cycle[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_led_spikes/duty_cycle[2][3]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.829    -0.860    u_led_spikes/CLK
    SLICE_X34Y50         FDRE                                         r  u_led_spikes/duty_cycle_reg[2][3]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.133    -0.474    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.354    u_led_spikes/duty_cycle_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.285    u_Izhikevich_model_pipeline_multiple/v_first_reg[13]
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X25Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.133    -0.403    
    SLICE_X25Y102        FDRE (Hold_fdre_C_D)         0.072    -0.331    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.642    -0.539    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[62]/Q
                         net (fo=1, routed)           0.110    -0.288    u_Izhikevich_model_pipeline_multiple/v_first_reg[62]
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.915    -0.774    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X23Y112        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]/C
                         clock pessimism              0.235    -0.539    
                         clock uncertainty            0.133    -0.406    
    SLICE_X23Y112        FDRE (Hold_fdre_C_D)         0.072    -0.334    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.002%)  route 0.147ns (50.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.645    -0.536    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X24Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.248    u_Izhikevich_model_pipeline_multiple/v_second_reg[2]
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.919    -0.770    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X22Y103        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.133    -0.367    
    SLICE_X22Y103        FDRE (Hold_fdre_C_D)         0.072    -0.295    u_Izhikevich_model_pipeline_multiple/v_third_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.558    -0.623    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[49]/Q
                         net (fo=8, routed)           0.140    -0.342    u_Izhikevich_model_pipeline_multiple/u_second_reg[49]
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.826    -0.863    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X57Y82         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.133    -0.455    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.066    -0.389    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y84         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_Izhikevich_model_pipeline_multiple/u_second_reg_reg[50]/Q
                         net (fo=8, routed)           0.125    -0.355    u_Izhikevich_model_pipeline_multiple/u_second_reg[50]
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.827    -0.862    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y83         FDRE                                         r  u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.133    -0.475    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.072    -0.403    u_Izhikevich_model_pipeline_multiple/u_third_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_out1_clk_33_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_33_3_1 rise@0.000ns - clk_out1_clk_33_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.646    -0.535    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_Izhikevich_model_pipeline_multiple/v_first_reg_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.280    u_Izhikevich_model_pipeline_multiple/v_first_reg[0]
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.920    -0.769    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X20Y102        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]/C
                         clock pessimism              0.234    -0.535    
                         clock uncertainty            0.133    -0.402    
    SLICE_X20Y102        FDRE (Hold_fdre_C_D)         0.070    -0.332    u_Izhikevich_model_pipeline_multiple/v_second_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.051    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_33_3
  To Clock:  

Max Delay           516 Endpoints
Min Delay           516 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.777ns  (logic 11.699ns (34.636%)  route 22.078ns (65.364%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.829    32.985    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y95         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.620ns  (logic 11.699ns (34.798%)  route 21.921ns (65.203%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.673    32.829    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.593ns  (logic 11.699ns (34.826%)  route 21.894ns (65.174%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.646    32.802    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y96         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.572ns  (logic 8.957ns (26.680%)  route 24.615ns (73.320%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.893    30.737    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.148    30.885 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.605    31.490    u_Izhikevich_model_pipeline_multiple/u_n_58
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.328    31.818 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][6]_i_1/O
                         net (fo=4, routed)           0.962    32.780    u_Izhikevich_model_pipeline_multiple/u_reg_next[6]
    SLICE_X36Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.510ns  (logic 11.583ns (34.566%)  route 21.927ns (65.435%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.558 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[0]
                         net (fo=1, routed)           1.166    31.724    u_Izhikevich_model_pipeline_multiple/u_n_8
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    32.023 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.696    32.719    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X36Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.503ns  (logic 8.729ns (26.054%)  route 24.774ns (73.946%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.089    29.933    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.124    30.057 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           1.123    31.179    u_Izhikevich_model_pipeline_multiple/u_n_51
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    31.303 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]_i_1/O
                         net (fo=4, routed)           1.409    32.712    u_Izhikevich_model_pipeline_multiple/u_reg_next[13]
    SLICE_X49Y66         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.472ns  (logic 11.681ns (34.898%)  route 21.791ns (65.102%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.649 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[3]
                         net (fo=1, routed)           1.024    31.672    u_Izhikevich_model_pipeline_multiple/u_n_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.306    31.978 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][59]_i_1/O
                         net (fo=4, routed)           0.702    32.681    u_Izhikevich_model_pipeline_multiple/u_reg_next[59]
    SLICE_X38Y96         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.464ns  (logic 11.583ns (34.613%)  route 21.881ns (65.387%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.558 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[0]
                         net (fo=1, routed)           1.166    31.724    u_Izhikevich_model_pipeline_multiple/u_n_8
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    32.023 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.650    32.673    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X36Y95         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.431ns  (logic 11.699ns (34.995%)  route 21.732ns (65.006%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.484    32.639    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X37Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.415ns  (logic 8.957ns (26.805%)  route 24.458ns (73.195%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.089    29.933    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.148    30.081 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.981    31.061    u_Izhikevich_model_pipeline_multiple/u_n_52
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.328    31.389 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][12]_i_1/O
                         net (fo=4, routed)           1.234    32.624    u_Izhikevich_model_pipeline_multiple/u_reg_next[12]
    SLICE_X41Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.424ns  (logic 1.164ns (81.720%)  route 0.260ns (18.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.064    -0.506 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.260    -0.245    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.100    -0.145 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.000    -0.145    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X44Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.438ns (75.899%)  route 0.139ns (24.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.632    -0.549    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.156 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/O
                         net (fo=1, routed)           0.139    -0.017    u_Izhikevich_model_pipeline_multiple/p_3_out[31]
    SLICE_X39Y121        LUT4 (Prop_lut4_I0_O)        0.045     0.028 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][31]_i_1/O
                         net (fo=4, routed)           0.000     0.028    u_Izhikevich_model_pipeline_multiple/v_reg_next[31]
    SLICE_X39Y121        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.433ns (74.393%)  route 0.149ns (25.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.630    -0.551    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/WCLK
    SLICE_X34Y123        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.163 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/O
                         net (fo=1, routed)           0.149    -0.014    u_Izhikevich_model_pipeline_multiple/p_3_out[5]
    SLICE_X37Y123        LUT4 (Prop_lut4_I0_O)        0.045     0.031 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][5]_i_1/O
                         net (fo=4, routed)           0.000     0.031    u_Izhikevich_model_pipeline_multiple/v_reg_next[5]
    SLICE_X37Y123        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.438ns (68.322%)  route 0.203ns (31.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.634    -0.547    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/WCLK
    SLICE_X38Y119        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.154 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/O
                         net (fo=1, routed)           0.203     0.049    u_Izhikevich_model_pipeline_multiple/p_3_out[28]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.045     0.094 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]_i_1/O
                         net (fo=4, routed)           0.000     0.094    u_Izhikevich_model_pipeline_multiple/v_reg_next[28]
    SLICE_X37Y120        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.438ns (60.191%)  route 0.290ns (39.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.235 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.115    -0.120    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.075 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.174     0.099    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X40Y67         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.433ns (59.650%)  route 0.293ns (40.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/WCLK
    SLICE_X34Y93         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.233 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/O
                         net (fo=1, routed)           0.164    -0.069    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56_n_1
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.129     0.105    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X37Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.438ns (58.987%)  route 0.305ns (41.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.235 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.115    -0.120    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.075 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.189     0.114    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X43Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.433ns (57.287%)  route 0.323ns (42.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/WCLK
    SLICE_X38Y91         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.233 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/O
                         net (fo=1, routed)           0.222    -0.011    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38_n_1
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.045     0.034 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]_i_1/O
                         net (fo=4, routed)           0.101     0.135    u_Izhikevich_model_pipeline_multiple/u_reg_next[38]
    SLICE_X37Y92         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.433ns (62.356%)  route 0.261ns (37.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.630    -0.551    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/WCLK
    SLICE_X34Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.163 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/O
                         net (fo=1, routed)           0.181     0.018    u_Izhikevich_model_pipeline_multiple/p_3_out[49]
    SLICE_X36Y128        LUT4 (Prop_lut4_I0_O)        0.045     0.063 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][49]_i_1/O
                         net (fo=4, routed)           0.081     0.144    u_Izhikevich_model_pipeline_multiple/v_reg_next[49]
    SLICE_X37Y128        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.512ns (66.039%)  route 0.263ns (33.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.234 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/O
                         net (fo=1, routed)           0.146    -0.088    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.118     0.030 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][11]_i_1/O
                         net (fo=4, routed)           0.117     0.147    u_Izhikevich_model_pipeline_multiple/u_reg_next[11]
    SLICE_X40Y70         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_33_3_1
  To Clock:  

Max Delay           516 Endpoints
Min Delay           516 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.777ns  (logic 11.699ns (34.636%)  route 22.078ns (65.364%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.829    32.985    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y95         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.620ns  (logic 11.699ns (34.798%)  route 21.921ns (65.203%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.673    32.829    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.593ns  (logic 11.699ns (34.826%)  route 21.894ns (65.174%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.646    32.802    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X36Y96         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.572ns  (logic 8.957ns (26.680%)  route 24.615ns (73.320%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.893    30.737    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.148    30.885 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_46/O
                         net (fo=1, routed)           0.605    31.490    u_Izhikevich_model_pipeline_multiple/u_n_58
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.328    31.818 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][6]_i_1/O
                         net (fo=4, routed)           0.962    32.780    u_Izhikevich_model_pipeline_multiple/u_reg_next[6]
    SLICE_X36Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.510ns  (logic 11.583ns (34.566%)  route 21.927ns (65.435%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.558 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[0]
                         net (fo=1, routed)           1.166    31.724    u_Izhikevich_model_pipeline_multiple/u_n_8
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    32.023 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.696    32.719    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X36Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.503ns  (logic 8.729ns (26.054%)  route 24.774ns (73.946%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.089    29.933    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.124    30.057 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_39/O
                         net (fo=1, routed)           1.123    31.179    u_Izhikevich_model_pipeline_multiple/u_n_51
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.124    31.303 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]_i_1/O
                         net (fo=4, routed)           1.409    32.712    u_Izhikevich_model_pipeline_multiple/u_reg_next[13]
    SLICE_X49Y66         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.472ns  (logic 11.681ns (34.898%)  route 21.791ns (65.102%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.649 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[3]
                         net (fo=1, routed)           1.024    31.672    u_Izhikevich_model_pipeline_multiple/u_n_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.306    31.978 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][59]_i_1/O
                         net (fo=4, routed)           0.702    32.681    u_Izhikevich_model_pipeline_multiple/u_reg_next[59]
    SLICE_X38Y96         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.464ns  (logic 11.583ns (34.613%)  route 21.881ns (65.387%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.558 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[0]
                         net (fo=1, routed)           1.166    31.724    u_Izhikevich_model_pipeline_multiple/u_n_8
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    32.023 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.650    32.673    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X36Y95         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.431ns  (logic 11.699ns (34.995%)  route 21.732ns (65.006%))
  Logic Levels:           55  (CARRY4=39 LUT3=3 LUT4=5 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.314 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.010    20.323    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.367    20.690 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_19/O
                         net (fo=1, routed)           0.495    21.185    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124    21.309 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_10__0/O
                         net (fo=3, routed)           1.043    22.353    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[4].C_MUX.CARRY_MUX_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.124    22.477 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_6/O
                         net (fo=58, routed)          2.287    24.764    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[11].C_MUX.CARRY_MUX_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.152    24.916 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__5/O
                         net (fo=5, routed)           1.353    26.269    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_1[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.326    26.595 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    26.595    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.127 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.127    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.241    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.355    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.469 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.469    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.583 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.583    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.697    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.811    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.925 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.925    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CARRY_IN
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.039 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.039    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.153 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.153    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.267 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.267    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.381 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.381    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.495 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.495    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.609 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.609    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.848 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.654    29.502    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55][1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.302    29.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_i_5_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.336 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    30.336    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[52]_INST_0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.670 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O[1]
                         net (fo=1, routed)           1.183    31.853    u_Izhikevich_model_pipeline_multiple/u_n_7
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.303    32.156 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][57]_i_1/O
                         net (fo=4, routed)           0.484    32.639    u_Izhikevich_model_pipeline_multiple/u_reg_next[57]
    SLICE_X37Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.415ns  (logic 8.957ns (26.805%)  route 24.458ns (73.195%))
  Logic Levels:           42  (CARRY4=25 LUT2=3 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.720    -0.792    u_Izhikevich_model_pipeline_multiple/CLK
    SLICE_X55Y123        FDRE                                         r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr_reg_reg[0]/Q
                         net (fo=7, routed)           2.528     2.193    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X58Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000     2.317    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.849 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.849    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.963 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.963    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.077 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.077    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.191 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=55, routed)          1.704     4.895    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.124     5.019 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=56, routed)          3.201     8.220    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].C_MUX.CARRY_MUX_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.344 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=2, routed)           1.181     9.524    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/ALIGN_BLK/sml_shift_mux__104[10]
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124     9.648 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.648    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[2]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.046 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000    10.046    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[3]
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.317 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.965    11.283    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[4]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.373    11.656 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13/O
                         net (fo=1, routed)           0.796    12.452    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13_n_0
    SLICE_X64Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    12.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X64Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    12.823 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    12.823    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X64Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    12.921 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.988    13.909    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/A[0]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.869    14.778 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.778    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.892 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.892    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.006 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.006    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.120 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.120    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[13].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.234    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[17].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.348 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.348    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[21].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.462 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.462    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[25].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.576 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[26].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.576    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.690    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.804    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    15.919    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.033    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.147    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.369 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=4, routed)           1.859    18.228    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[28].Q_XOR.SUM_XOR_0[18]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.299    18.527 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.527    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.060 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=48, routed)          0.000    19.060    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_6[0]
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.177 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=58, routed)          1.702    20.879    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRY_OUT
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    21.003 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/i__carry_i_8/O
                         net (fo=3, routed)           0.652    21.656    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/sel_lsb_second_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.153    21.809 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8__0/O
                         net (fo=1, routed)           1.072    22.881    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/op_b__0[0]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.327    23.208 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=57, routed)          0.914    24.121    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/norm_dist[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.245 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/i__carry_i_4/O
                         net (fo=1, routed)           0.000    24.245    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD_n_31
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.777 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.891    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           1.120    26.125    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_5_0[0]
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    26.249 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[60]_INST_0_i_7/O
                         net (fo=4, routed)           0.471    26.720    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[10].Q_XOR.SUM_XOR_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.124    26.844 f  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/mant_op_inferred_i_54/O
                         net (fo=51, routed)          3.089    29.933    u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/m_axis_result_tdata[25][0]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.148    30.081 r  u_Izhikevich_model_pipeline_multiple/u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/mant_op_inferred_i_40/O
                         net (fo=1, routed)           0.981    31.061    u_Izhikevich_model_pipeline_multiple/u_n_52
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.328    31.389 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][12]_i_1/O
                         net (fo=4, routed)           1.234    32.624    u_Izhikevich_model_pipeline_multiple/u_reg_next[12]
    SLICE_X41Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.424ns  (logic 1.164ns (81.720%)  route 0.260ns (18.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.064    -0.506 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.260    -0.245    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.100    -0.145 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.000    -0.145    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X44Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.438ns (75.899%)  route 0.139ns (24.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.632    -0.549    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.156 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_31_31/SP/O
                         net (fo=1, routed)           0.139    -0.017    u_Izhikevich_model_pipeline_multiple/p_3_out[31]
    SLICE_X39Y121        LUT4 (Prop_lut4_I0_O)        0.045     0.028 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][31]_i_1/O
                         net (fo=4, routed)           0.000     0.028    u_Izhikevich_model_pipeline_multiple/v_reg_next[31]
    SLICE_X39Y121        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.433ns (74.393%)  route 0.149ns (25.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.630    -0.551    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/WCLK
    SLICE_X34Y123        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.163 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_5_5/SP/O
                         net (fo=1, routed)           0.149    -0.014    u_Izhikevich_model_pipeline_multiple/p_3_out[5]
    SLICE_X37Y123        LUT4 (Prop_lut4_I0_O)        0.045     0.031 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][5]_i_1/O
                         net (fo=4, routed)           0.000     0.031    u_Izhikevich_model_pipeline_multiple/v_reg_next[5]
    SLICE_X37Y123        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.438ns (68.322%)  route 0.203ns (31.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.634    -0.547    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/WCLK
    SLICE_X38Y119        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.154 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_28_28/SP/O
                         net (fo=1, routed)           0.203     0.049    u_Izhikevich_model_pipeline_multiple/p_3_out[28]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.045     0.094 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]_i_1/O
                         net (fo=4, routed)           0.000     0.094    u_Izhikevich_model_pipeline_multiple/v_reg_next[28]
    SLICE_X37Y120        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.438ns (60.191%)  route 0.290ns (39.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.235 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.115    -0.120    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.075 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.174     0.099    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X40Y67         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.433ns (59.650%)  route 0.293ns (40.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/WCLK
    SLICE_X34Y93         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.233 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56/SP/O
                         net (fo=1, routed)           0.164    -0.069    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_56_56_n_1
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][56]_i_1/O
                         net (fo=4, routed)           0.129     0.105    u_Izhikevich_model_pipeline_multiple/u_reg_next[56]
    SLICE_X37Y94         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.438ns (58.987%)  route 0.305ns (41.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393    -0.235 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/O
                         net (fo=1, routed)           0.115    -0.120    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0_n_1
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.075 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][0]_i_1/O
                         net (fo=4, routed)           0.189     0.114    u_Izhikevich_model_pipeline_multiple/u_reg_next[0]
    SLICE_X43Y69         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.433ns (57.287%)  route 0.323ns (42.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.560    -0.621    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/WCLK
    SLICE_X38Y91         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.233 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38/SP/O
                         net (fo=1, routed)           0.222    -0.011    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_38_38_n_1
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.045     0.034 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]_i_1/O
                         net (fo=4, routed)           0.101     0.135    u_Izhikevich_model_pipeline_multiple/u_reg_next[38]
    SLICE_X37Y92         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.433ns (62.356%)  route 0.261ns (37.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.630    -0.551    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/WCLK
    SLICE_X34Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.163 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_49_49/SP/O
                         net (fo=1, routed)           0.181     0.018    u_Izhikevich_model_pipeline_multiple/p_3_out[49]
    SLICE_X36Y128        LUT4 (Prop_lut4_I0_O)        0.045     0.063 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[0][49]_i_1/O
                         net (fo=4, routed)           0.081     0.144    u_Izhikevich_model_pipeline_multiple/v_reg_next[49]
    SLICE_X37Y128        LDCE                                         r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.512ns (66.039%)  route 0.263ns (33.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.553    -0.628    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.234 r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11/SP/O
                         net (fo=1, routed)           0.146    -0.088    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_11_11_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.118     0.030 r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[0][11]_i_1/O
                         net (fo=4, routed)           0.117     0.147    u_Izhikevich_model_pipeline_multiple/u_reg_next[11]
    SLICE_X40Y70         LDCE                                         r  u_Izhikevich_model_pipeline_multiple/u_reg_next_reg[2][11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_33_3
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_33_3'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_33_3 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    inst_clk_33_3/inst/clk_in1_clk_33_3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    inst_clk_33_3/inst/clkfbout_clk_33_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    18.311 f  inst_clk_33_3/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    inst_clk_33_3/inst/clkfbout_buf_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_33_3'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clkfbout_clk_33_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst_clk_33_3/inst/clkfbout_buf_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_33_3_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_33_3_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_33_3_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    inst_clk_33_3/inst/clk_in1_clk_33_3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    inst_clk_33_3/inst/clkfbout_clk_33_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    18.311 f  inst_clk_33_3/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    inst_clk_33_3/inst/clkfbout_buf_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_33_3_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clkfbout_clk_33_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst_clk_33_3/inst/clkfbout_buf_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst_clk_33_3/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_33_3

Max Delay          2322 Endpoints
Min Delay          2322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.536ns  (logic 1.565ns (7.622%)  route 18.970ns (92.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.183    20.536    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WE
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.536ns  (logic 1.565ns (7.622%)  route 18.970ns (92.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.183    20.536    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WE
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.203ns (48.982%)  route 0.211ns (51.018%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
    SLICE_X45Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[3][43]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43_i_1/O
                         net (fo=2, routed)           0.115     0.414    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/D
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/WCLK
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.203ns (48.982%)  route 0.211ns (51.018%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
    SLICE_X45Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[3][43]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43_i_1/O
                         net (fo=2, routed)           0.115     0.414    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/D
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/WCLK
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.734%)  route 0.214ns (51.266%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
    SLICE_X41Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][32]
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32_i_1/O
                         net (fo=2, routed)           0.117     0.417    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/D
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.904    -0.785    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.734%)  route 0.214ns (51.266%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
    SLICE_X41Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][32]
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32_i_1/O
                         net (fo=2, routed)           0.117     0.417    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/D
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.904    -0.785    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.308%)  route 0.195ns (46.692%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
    SLICE_X38Y127        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/Q
                         net (fo=1, routed)           0.082     0.260    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][61]
    SLICE_X39Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61_i_1/O
                         net (fo=2, routed)           0.113     0.418    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/D
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/WCLK
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.308%)  route 0.195ns (46.692%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
    SLICE_X38Y127        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/Q
                         net (fo=1, routed)           0.082     0.260    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][61]
    SLICE_X39Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61_i_1/O
                         net (fo=2, routed)           0.113     0.418    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/D
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/WCLK
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.420%)  route 0.216ns (51.580%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[1][40]
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40_i_1/O
                         net (fo=2, routed)           0.119     0.419    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/D
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/WCLK
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.420%)  route 0.216ns (51.580%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[1][40]
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40_i_1/O
                         net (fo=2, routed)           0.119     0.419    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/D
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/WCLK
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.385%)  route 0.217ns (51.615%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
    SLICE_X41Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][37]
    SLICE_X43Y125        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37_i_1/O
                         net (fo=2, routed)           0.119     0.420    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/D
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/WCLK
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.385%)  route 0.217ns (51.615%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
    SLICE_X41Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][37]
    SLICE_X43Y125        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37_i_1/O
                         net (fo=2, routed)           0.119     0.420    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/D
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/WCLK
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_33_3_1

Max Delay          2322 Endpoints
Min Delay          2322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_6_6/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_7_7/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_8_8/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.723ns  (logic 1.565ns (7.554%)  route 19.157ns (92.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.370    20.723    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WE
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.421    -1.575    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/WCLK
    SLICE_X38Y72         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_9_9/SP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.536ns  (logic 1.565ns (7.622%)  route 18.970ns (92.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.183    20.536    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WE
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/DP/CLK

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.536ns  (logic 1.565ns (7.622%)  route 18.970ns (92.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=1278, routed)       14.787    16.229    u_Izhikevich_model_pipeline_multiple/rstp_IBUF
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.124    16.353 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2/O
                         net (fo=320, routed)         4.183    20.536    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WE
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        1.426    -1.570    u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/u_reg_reg_0_3_0_0/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.203ns (48.982%)  route 0.211ns (51.018%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
    SLICE_X45Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[3][43]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43_i_1/O
                         net (fo=2, routed)           0.115     0.414    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/D
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/WCLK
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.203ns (48.982%)  route 0.211ns (51.018%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/G
    SLICE_X45Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[3][43]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[3][43]
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43_i_1/O
                         net (fo=2, routed)           0.115     0.414    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/D
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/WCLK
    SLICE_X42Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_43_43/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.734%)  route 0.214ns (51.266%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
    SLICE_X41Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][32]
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32_i_1/O
                         net (fo=2, routed)           0.117     0.417    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/D
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.904    -0.785    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.734%)  route 0.214ns (51.266%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/G
    SLICE_X41Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][32]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][32]
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32_i_1/O
                         net (fo=2, routed)           0.117     0.417    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/D
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.904    -0.785    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/WCLK
    SLICE_X38Y121        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_32_32/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.308%)  route 0.195ns (46.692%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
    SLICE_X38Y127        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/Q
                         net (fo=1, routed)           0.082     0.260    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][61]
    SLICE_X39Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61_i_1/O
                         net (fo=2, routed)           0.113     0.418    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/D
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/WCLK
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.308%)  route 0.195ns (46.692%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/G
    SLICE_X38Y127        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][61]/Q
                         net (fo=1, routed)           0.082     0.260    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][61]
    SLICE_X39Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61_i_1/O
                         net (fo=2, routed)           0.113     0.418    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/D
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.901    -0.788    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/WCLK
    SLICE_X38Y126        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_61_61/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.420%)  route 0.216ns (51.580%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[1][40]
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40_i_1/O
                         net (fo=2, routed)           0.119     0.419    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/D
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/WCLK
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.420%)  route 0.216ns (51.580%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[1][40]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[1][40]
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40_i_1/O
                         net (fo=2, routed)           0.119     0.419    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/D
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/WCLK
    SLICE_X34Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_40_40/SP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.385%)  route 0.217ns (51.615%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
    SLICE_X41Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][37]
    SLICE_X43Y125        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37_i_1/O
                         net (fo=2, routed)           0.119     0.420    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/D
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/WCLK
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/DP/CLK

Slack:                    inf
  Source:                 u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
                            (positive level-sensitive latch)
  Destination:            u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_33_3_1  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.385%)  route 0.217ns (51.615%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        LDCE                         0.000     0.000 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/G
    SLICE_X41Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_Izhikevich_model_pipeline_multiple/v_reg_next_reg[2][37]/Q
                         net (fo=1, routed)           0.097     0.255    u_Izhikevich_model_pipeline_multiple/v_reg_next_reg_n_0_[2][37]
    SLICE_X43Y125        LUT5 (Prop_lut5_I0_O)        0.045     0.300 r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37_i_1/O
                         net (fo=2, routed)           0.119     0.420    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/D
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_33_3_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_33_3/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst_clk_33_3/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst_clk_33_3/inst/clk_in1_clk_33_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst_clk_33_3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst_clk_33_3/inst/clk_out1_clk_33_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst_clk_33_3/inst/clkout1_buf/O
                         net (fo=1625, routed)        0.900    -0.789    u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/WCLK
    SLICE_X38Y125        RAMD32                                       r  u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_37_37/SP/CLK





