verilog xil_defaultlib --include "/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/34f8/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/7860/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/8713/hdl" \
"../../../bd/zybo_design/ip/zybo_design_processing_system7_0_6/sim/zybo_design_processing_system7_0_6.v" \
"../../../bd/zybo_design/ip/zybo_design_xbar_8/sim/zybo_design_xbar_8.v" \
"../../../bd/zybo_design/ip/zybo_design_xbar_7/sim/zybo_design_xbar_7.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/sim/zybo_design_v_axi4s_vid_out_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tdata_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tuser_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tstrb_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tkeep_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tid_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tdest_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/tlast_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/hdl/top_zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/sim/zybo_design_axis_subset_converter_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_xlconstant_0_3/sim/zybo_design_xlconstant_0_3.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_AXILiteS_s_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_control_s_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_dx.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_dy.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_grid_info_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_local_world.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_MAXI_m_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_open_set_heap_f_score_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_open_set_heap_x_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_os_sift_up.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_os_sift_up_moves_node_f_score_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_os_sift_up_moves_node_x_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_os_sift_up_moves_target.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel_waypoints_x_V.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/542d/hdl/verilog/toplevel.v" \
"../../../bd/zybo_design/ip/zybo_design_toplevel_0_4/sim/zybo_design_toplevel_0_4.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_us_0/sim/zybo_design_auto_us_0.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_0/sim/zybo_design_auto_pc_0.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_1/sim/zybo_design_auto_pc_1.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_2/sim/zybo_design_auto_pc_2.v" \
"../../../bd/zybo_design/sim/zybo_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
