# RISC-V-5-Stage-Pipelined-Processor
This is a basic implementation of a 5-stage pipeline architecture designed to improve instruction throughput and enhance processor performance. 
