{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "b65aa56a",
   "metadata": {},
   "source": [
    "### Import and set-up"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6186e764",
   "metadata": {},
   "outputs": [],
   "source": [
    "'''\n",
    "This module defines a CPU dataclass that emulates a simple virtual machine (VM) for experimenting with and implementing a pseudo-assembly language.\n",
    "\n",
    "PC is advanced before executing each instruction (pre-increment). Relative jumps are computed from this post-fetch PC.\n",
    "\n",
    "CPU PROPERTIES:\n",
    "    - mem: emulates RAM. default size is 32 int cells; override via CPU(mem=[0]*N) on construction.\n",
    "    - acc: emulates accumulator. holds intermediate arithmetic results.\n",
    "    - idx: emulates index register. points to a memory cell for indexed operations.\n",
    "    - pc: emulates program counter. tracks the next instruction to execute.\n",
    "    - halted: defaults to False. \"HALT\" sets halted to true; subsequent step() is a no-op and run() stops. \n",
    "\n",
    "PROGRAM INPUT:\n",
    "    - A program: a list of instructions executed sequentially (with jumps for control flow). \n",
    "    - Instruction format: either (op: str) or (op: str, int).\n",
    "    - Instructions that take an operand require an int (enforced at runtime).\n",
    "    - load_program() resets registers (acc, idx, pc, halted) but preserves RAM contents.\n",
    "\n",
    "CPU CLASS METHODS\n",
    "    - cpu.load_program(program): resets registers and loads a new program (memory is preserved unless overwritten)\n",
    "    - cpu.dump(): returns a dictionary snapshot of the CPU state (PC, ACC, IDX, HALTED, and first 8 memory cells)\n",
    "    - cpu.step(): executes exactly one instruction (used internally by run, but callable for tracing)\n",
    "    - cpu.run(max_steps=100): executes until HALT or a step limit; returns the number of steps executed.\n",
    "    \n",
    "STEP() ORGANIZATION\n",
    "    - step() defines helper functions to validate operands and enforce addressing rules for specific operations:    \n",
    "        - No helper: LOADI, ADDI\n",
    "        - _get_address(): used by LOAD_ABS, STORE_ABS, ADD_ABS (validates absolute memory address)\n",
    "        - _check_idx(): used by LOAD_IDX, STORE_IDX, ADD_IDX (ensures IDX register points to valid memory)\n",
    "        - _get_target_index(): used by INC_IDX, DEC_IDX, LOAD_IDX_OFF, STORE_IDX_OFF, ADD_IDX_OFF, LOADI_IDX (computes IDX+offset or new IDX)\n",
    "        - _get_target_step(): used by JUMP_ABS and JUMP_REL (computes and validates new program counter)\n",
    "    - Error handling\n",
    "        - Invalid opcodes raise NotImplementedError\n",
    "        - Bad/missing operands raise TypeError/ValueError\n",
    "        - Bad memory/PC/IDX targets raise IndexError\n",
    "    \n",
    "TO-DO FOR NEW OPERATIONS\n",
    "    [] If an op requires args[0], add it to the \"needs_args\" set\n",
    "    [] Update or create helper functions to validate arguments, memory bounds, or control-flow targets as needed\n",
    "    [] Keep this specification updated whenever new instructions are added    \n",
    "\n",
    "PSEUDO-ASSEMBLY LANGUAGE    \n",
    "-Operation naming conventions:\n",
    "    - Suffix indicates addressing mode (I, _ABS, _IDX, _IDX_OFF)\n",
    "        - I: immediate value (uses the literal argument)\n",
    "        - *_ABS: operates on a fixed (absolute) memory cell F[addr]\n",
    "        - *_IDX operates on a memory cell pointed to by the index register\n",
    "        - *_IDX_OFF operates on the memory cell at index register + signed offset\n",
    "    - Verb indicates the operation (e.g., LOAD, STORE, ADD, JUMP, HALT)\n",
    "    - Supported ops: LOADI, LOADI_IDX, LOAD_ABS, LOAD_IDX, LOAD_IDX_OFF, STORE_ABS, STORE_IDX, STORE_IDX_OFF, ADDI, ADD_ABS, ADD_IDX, ADD_IDX_OFF, INC_IDX, DEC_IDX, JUMP_ABS, JUMP_REL, HALT.\n",
    "    - JUMP_REL k sets PC := PC_after_fetch + k; JUMP_ABS sets PC := k\n",
    "\n",
    "FUTURE EXTENSIONS\n",
    "- Flags & Status Register\n",
    "  - Add NZCV flags (Zero, Negative, Carry, Overflow); update on arithmetic/loads.\n",
    "  - Expose read-only status via cpu.dump().\n",
    "\n",
    "- Comparisons & Conditional Branches\n",
    "  - CMP_ABS / CMP_IDX / CMPI: set flags based on ACC − operand.\n",
    "  - JZ/JNZ/JN/JP/JC/JNC/JO/JNO: branch based on flags.\n",
    "\n",
    "- Stack & Subroutines\n",
    "  - Add SP (stack pointer) and RAM region for stack.\n",
    "  - PUSH/POP (ACC and/or arbitrary values).\n",
    "  - CALL addr (push return PC), RET (pop to PC).\n",
    "\n",
    "- Memory & Addressing Modes\n",
    "  - Configurable RAM size; optional segmented memory or regions (code/data/stack).\n",
    "  - Indirect addressing: LOAD_IND addr (ACC ← mem[mem[addr]]).\n",
    "  - Base+offset form: LOAD_BASE base_abs, off (ACC ← mem[base+off]).\n",
    "  - Auto-inc/dec variants: LOAD_IDX_POSTINC, STORE_IDX_PREDEC, etc.\n",
    "\n",
    "- Arithmetic & Bitwise\n",
    "  - SUB*, MUL*, DIV*, MOD* variants (immediate/ABS/IDX/IDX_OFF).\n",
    "  - SHL/SHR (logical), SAR (arith), ROL/ROR; AND/OR/XOR/NOT.\n",
    "\n",
    "- I/O & “Syscalls”\n",
    "  - IN port → ACC; OUT port ← ACC (simulate ports or a device map).\n",
    "  - Simple syscall mechanism: SYS imm (dispatch to Python host callbacks).\n",
    "\n",
    "- Tooling & Debugging\n",
    "  - Single-step tracer with before/after snapshots per instruction.\n",
    "  - Breakpoints: BRK and a user-set breakpoint set().\n",
    "  - Disassembler: turn program tuples into readable lines.\n",
    "  - Assembler: parse text mnemonics into tuples (op, arg).\n",
    "\n",
    "- Performance & Config\n",
    "  - Instruction step budget configurable in run(max_steps=…).\n",
    "  - Optional “strict mode” that forbids out-of-bounds even on INC/DEC before use.\n",
    "  - Deterministic seed for any randomized I/O/device behavior.\n",
    "\n",
    "- Error Semantics\n",
    "  - Distinguish exceptions: DecodeError (bad opcode), OperandError (type/arity),\n",
    "    MemError (RAM bounds), PCError (bad jump), StateError (e.g., RET with empty stack).\n",
    "\n",
    "NEXT WEEK:\n",
    "Hour 1–2: Sanity & cleanup\n",
    "    - Finalize your current instruction set docstring/spec.\n",
    "    - Make sure all ops (LOADI, LOADI_IDX, *_ABS, *_IDX, *_IDX_OFF, ADD*, INC/DEC_IDX, JUMP*, HALT) run with tests.\n",
    "    - Write 2–3 very small test programs (add two numbers, store & reload, simple jump loop).\n",
    "\n",
    "Hour 3–5: Write and run a real program\n",
    "    - Program 1: Generate the first 10 Fibonacci numbers and store them in RAM.\n",
    "    - Program 2: Sum numbers from F[0]..F[9] into ACC (a “for loop” with jumps).\n",
    "    - Dump memory and verify results.\n",
    "        - Blog idea: “From Toy Instructions to Real Computation: Writing Loops in My Virtual CPU”\n",
    "\n",
    "Hour 6–7: Extend with subtraction\n",
    "    - Add SUBI, SUB_ABS, SUB_IDX, SUB_IDX_OFF.\n",
    "    - Verify with simple test: 5 – 3 = 2.\n",
    "    - Rewrite your sum loop using subtraction to count down (more realistic assembly pattern).\n",
    "\n",
    "Hour 8: Reflection + write-up\n",
    "    - Document what surprised you about writing loops in assembly.\n",
    "    - Reflect on how much control flow depends on jumps and counters.\n",
    "    - Update your spec with new ops.\n",
    "    - (Optional) Write a trace function that prints ACC, IDX, PC after each instruction for debugging.\n",
    "\n",
    "'''\n",
    "\n",
    "from dataclasses import dataclass, field\n",
    "from typing import List, Tuple, Any\n",
    "\n",
    "Instruction = Tuple[str, Any]\n",
    "\n",
    "# create boilerplate for dataclass CPU\n",
    "# dataclass decorator creates class boilerplates that already have __init__, __repr__, and __eq__ defined\n",
    "@dataclass\n",
    "class CPU:\n",
    "    '''\n",
    "    Returns the instance of a VM\n",
    "    Defintes the VM's methods and the psuedo-assembly language it accepts\n",
    "    '''\n",
    "    mem: List[int] = field(default_factory=lambda: [0]*32)      # 32 integer cells of RAM\n",
    "    acc: int = 0                                                # Accumulator\n",
    "    idx: int = 0                                                # Index register\n",
    "    pc: int = 0                                                 # Program counter\n",
    "    halted: bool = False\n",
    "    program: List[Instruction] = field(default_factory=list)    # program is a List of Instructions (list of tuples)\n",
    "\n",
    "    # load program, with starting values for each field except mem\n",
    "    def load_program(self, program: List[Instruction]):\n",
    "        '''Load a list of instructions and reset CPU state.'''\n",
    "        self.program = program\n",
    "        self.pc = 0\n",
    "        self.halted = False\n",
    "        self.acc = 0\n",
    "        self.idx = 0\n",
    "        # memory persists until you overwrite cpu.mem explicitly\n",
    "\n",
    "    def dump(self):\n",
    "        '''Snapshot of key state for quick inspection'''\n",
    "        return{\n",
    "            'PC': self.pc,\n",
    "            'ACC': self.acc,\n",
    "            'IDX': self.idx,\n",
    "            'HALTED': self.halted,\n",
    "            'MEMO..7': self.mem[:8]\n",
    "        }\n",
    "    \n",
    "    def step(self):\n",
    "        '''Execute exactly the next instruction'''\n",
    "        # if halted or pc is not between 0 and len(program), set halted = True\n",
    "        if self.halted or not (0 <= self.pc < len(self.program)):\n",
    "            self.halted = True \n",
    "            return\n",
    "                \n",
    "        # set-up\n",
    "        instr = self.program[self.pc]\n",
    "        # unpack instruction into op and *args or \n",
    "        op, *args = instr if isinstance(instr, tuple) else (instr,)\n",
    "\n",
    "        # default: advance PC before execute (pre-increment)\n",
    "        self.pc += 1\n",
    "\n",
    "        # reset variables\n",
    "        target_index = None\n",
    "        addr = None\n",
    "        target_step = None\n",
    "        \n",
    "        # enforce that *args[0] is int\n",
    "        if len(args) >= 1 and not isinstance(args[0], int):\n",
    "            raise TypeError(f'({op}, {args}): second tuple item must be an int')\n",
    "        \n",
    "        # enforce that certain ops have args[0]\n",
    "        # note: \n",
    "        needs_args = {\n",
    "            'LOADI', 'LOAD_ABS', 'LOAD_IDX_OFF',\n",
    "            'STORE_ABS','STORE_IDX_OFF',\n",
    "            'ADDI', 'ADD_ABS', 'ADD_IDX_OFF'\n",
    "            'JUMP_ABS', 'JUMP_REL', 'LOADI_IDX',\n",
    "            }\n",
    "        if op in needs_args:\n",
    "            if not args:\n",
    "                raise ValueError(f'Instruction {self.pc} must include an int.')\n",
    "\n",
    "        \n",
    "        # HELPER FUNCTIONS\n",
    "        # use with any command that operates on an ABS memory address\n",
    "        def _get_address(args: Any) -> int:\n",
    "            'Validate and return a memory address'\n",
    "            addr = args[0]\n",
    "            if not (0 <= addr < len(self.mem)):\n",
    "                raise IndexError(f'Instruction {self.pc} results in a bad memory address in step: {addr}.')\n",
    "            return addr\n",
    "\n",
    "        # use with Any command that operates on the IDX\n",
    "        def _get_target_idx(op: str, args: Any) -> int:\n",
    "            'Validate and return a target index'\n",
    "            if 'OFF' in op: \n",
    "                off = args[0]\n",
    "                target_idx = self.idx + off\n",
    "            elif op == 'DEC_IDX':\n",
    "                target_idx = self.idx - 1\n",
    "            elif 'INC' in op:\n",
    "                target_idx = self.idx + 1\n",
    "            elif op == 'LOADI_IDX':\n",
    "                target_idx = args[0]\n",
    "\n",
    "            if not 0 <= target_idx < len(self.mem):\n",
    "                raise IndexError(f'Instruction {self.pc} results in IDX out of range: {target_idx}.')\n",
    "            \n",
    "            return target_idx \n",
    "\n",
    "        # use with any command that operates on the memory slot @IDX\n",
    "        def _check_idx():\n",
    "            'Validate the current index'\n",
    "            if not (0 <= self.idx < len(self.mem)):\n",
    "                raise IndexError(f'Instruction {self.pc} contains an IDX out of range.')\n",
    "            \n",
    "        # use with any command that operates on self.pc\n",
    "        def _get_target_step(args: Any) -> int:\n",
    "            'Validate and return a target processor counter location'\n",
    "            if op == 'JUMP_REL':\n",
    "                target_step = self.pc + args[0]\n",
    "            else:                       # includes JUMP_ABS\n",
    "                target_step = args[0]\n",
    "            if not (0 <= target_step < len(self.program)):\n",
    "                raise IndexError(f'Instruction {self.pc} results in a bad pc: {target_step}')\n",
    "            return target_step\n",
    "\n",
    "        # OPERATION LOGIC\n",
    "        # no helper function\n",
    "        if op == 'LOADI':           # ACC <- immediate\n",
    "            self.acc = args[0]\n",
    "        elif op == 'ADDI':          # acc = acc + immediate\n",
    "            self.acc = self.acc + args[0]\n",
    "\n",
    "        # _get_address() helper function\n",
    "        elif op == 'LOAD_ABS':      # ACC <- mem[addr]\n",
    "            addr = _get_address(args)\n",
    "            self.acc = self.mem[addr]\n",
    "        elif op == 'STORE_ABS':     # mem[addr] <- ACC\n",
    "            addr = _get_address(args)\n",
    "            self.mem[addr] = self.acc\n",
    "        elif op == 'ADD_ABS':       # acc = acc + mem[addr]\n",
    "            addr = _get_address(args)\n",
    "            self.acc = self.acc + self.mem[addr]\n",
    "\n",
    "        # _check_id() helper function\n",
    "        elif op == 'LOAD_IDX':      # ACC <- mem[idx]\n",
    "            _check_idx()\n",
    "            self.acc = self.mem[self.idx]\n",
    "        elif op == 'STORE_IDX':     # mem[idx] <- ACC\n",
    "            _check_idx()\n",
    "            self.mem[self.idx] = self.acc\n",
    "        elif op == 'ADD_IDX':       # acc = acc + mem[idx]\n",
    "            _check_idx()\n",
    "            self.acc += self.mem[self.idx]\n",
    "\n",
    "        # _get_target_idx() helper function\n",
    "        elif op == 'LOAD_IDX_OFF':  # ACC <- mem[idx+off]\n",
    "            target_index = _get_target_idx(self, op, args)\n",
    "            self.acc = self.mem[target_index]\n",
    "        elif op == 'STORE_IDX_OFF':  # mem[idx+off] <- ACC\n",
    "            target_index = _get_target_idx(op, args)\n",
    "            self.mem[target_index] = self.acc\n",
    "        elif op == 'ADD_IDX_OFF':   # acc = acc + mem[idx + off]\n",
    "            target_index = _get_target_idx(op, args)\n",
    "            self.acc += self.mem[target_index]\n",
    "        elif op == 'INC_IDX':\n",
    "            target_index = _get_target_idx(op, args)     \n",
    "            self.idx = target_index\n",
    "        elif op == 'DEC_IDX':\n",
    "            target_index = _get_target_idx(op, args)     \n",
    "            self.idx = target_index\n",
    "        elif op == 'LOADI_IDX':       # idx = args[0]\n",
    "            target_index = _get_target_idx(op, args)\n",
    "            self.idx = target_index\n",
    "        \n",
    "        # get_target_set() helper function\n",
    "        elif op == 'JUMP_ABS':      # Absolute jump\n",
    "            target_step = _get_target_step(args)\n",
    "            self.pc = target_step\n",
    "        elif op == 'JUMP_REL':      # Relative jump\n",
    "            target_step = _get_target_step(args)\n",
    "            self.pc = target_step\n",
    "        elif op == 'HALT':          # stop execution\n",
    "            self.halted = True\n",
    "        else:\n",
    "            raise NotImplementedError(f'Unknown op: {op}')\n",
    "        \n",
    "    def run(self, max_steps=100):\n",
    "        '''Run up to max_steps or until halted.'''\n",
    "        steps = 0\n",
    "        while not self.halted and steps < max_steps:\n",
    "            self.step()\n",
    "            steps += 1\n",
    "        return steps\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "342b75cf",
   "metadata": {},
   "outputs": [],
   "source": [
    "prog = [\n",
    "    ('LOADI', -7),\n",
    "    ('STORE_ABS', 0),\n",
    "    ('LOADI', 12),\n",
    "    ('STORE_ABS', 1),\n",
    "    ('LOAD_ABS', 1),\n",
    "    ('LOADI_IDX', 5),\n",
    "    ('HALT',),\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 141,
   "id": "4280bc9e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'PC': 7, 'ACC': 12, 'IDX': 5, 'HALTED': True, 'MEMO..7': [-7, 12, 0, 0, 0, 0, 0, 0]}\n"
     ]
    }
   ],
   "source": [
    "cpu = CPU()\n",
    "cpu.load_program(prog)\n",
    "cpu.run()\n",
    "print(cpu.dump())\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
