
*** Running vivado
    with args -log design_1_xup_and2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xup_and2_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_xup_and2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.runs/design_1_xup_and2_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xup_and2_0_0, cache-ID = b4c702f4ad426845.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 19:54:55 2019...
