Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 23 19:33:19 2015
| Host         : ENG-4933 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   118 |
| Minimum Number of register sites lost to control set restrictions |   296 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             453 |          185 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             623 |          270 |
| Yes          | No                    | No                     |             234 |           77 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             783 |          298 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                             Enable Signal                                                                                                             |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
| ~mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                        | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE_2                                                                                                                                                           |                                                                                                                                             |                1 |              1 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                             |                                                                                                                                             |                1 |              1 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE_1                                                                                                                                                           |                                                                                                                                             |                1 |              1 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/INTC_CORE_I/p_16_out                                                                                  |                1 |              1 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
| ~mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                              |                1 |              1 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE_0                                                                                                                                                           |                                                                                                                                             |                1 |              1 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/INTC_CORE_I/p_14_out                                                                                  |                1 |              1 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE_3                                                                                                                                                           |                                                                                                                                             |                1 |              1 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                      | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                       |                                                                                                                                             |                1 |              3 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_u/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                         |                1 |              4 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                  | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_l/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                         |                2 |              4 |
| ~mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                      |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                3 |              4 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                            | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                  |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                              |                4 |              4 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                             | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_hs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                          |                2 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vgs_vs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                          |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                      |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_r/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                         |                1 |              4 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                      | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                            |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                           |                2 |              4 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                  | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/gpio_core_1/Read_Reg_Rst                                                                           |                1 |              4 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                   | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0        |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                        |                1 |              4 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                     |                                                                                                                                             |                2 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                    |                1 |              4 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                         |                1 |              4 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      |                                                                                                                                             |                5 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                         | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                2 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                3 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset   |                2 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1_reg_0                                                 |                1 |              5 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset   |                3 |              5 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                          | mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                       |                                                                                                                                             |                2 |              6 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                             |                2 |              6 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              7 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                2 |              7 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                      |                                                                                                                                             |                2 |              8 |
| ~mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                        |                                                                                                                                             |                2 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                    | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                2 |              8 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                              |                                                                                                                                             |                2 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                        | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                          |                3 |              8 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1 |                                                                                                                                             |                7 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                            | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                        |                3 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                        |                2 |              8 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_region/U0/gpio_core_1/Read_Reg_Rst                                                                         |                3 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                4 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                              | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                          |                4 |              8 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/gpio_core_1/Read_Reg_Rst                                                                     |                3 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                        |                                                                                                                                             |                1 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                4 |              8 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/gpio_core_1/Read_Reg_Rst                                                                       |                4 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                              |                                                                                                                                             |                1 |              8 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                  | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                          |                3 |              8 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                     |                5 |              9 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                     | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |                2 |             10 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_hs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                7 |             15 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vgs_vs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                6 |             15 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_u/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                7 |             15 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_r/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                5 |             15 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_l/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                5 |             15 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_s_switches/U0/gpio_core_1/Read_Reg_Rst                                                                         |                8 |             16 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                7 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                                                     | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                  |                7 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                          | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                  |                7 |             16 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                               |                6 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                              |                5 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                                               | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                6 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                  |                7 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                    | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |               10 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                              | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             16 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                |                3 |             17 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                          |                7 |             20 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                        |                7 |             20 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_vga_region/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |                6 |             20 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                9 |             20 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/shift_n_reset                                                                                  |                7 |             23 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                  |                4 |             23 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                  |               11 |             25 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |               10 |             25 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_s_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                            |               12 |             28 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                  |                8 |             28 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/gpio_p_btn_d/U0/I_SLAVE_ATTACHMENT/rst                                                                              |                9 |             30 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                    | mb_sys_inst/mb_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |               12 |             32 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                             |               25 |             32 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                   |                                                                                                                                             |               15 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |               19 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     |                                                                                                                                             |                9 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               17 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                   | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/E[0]                                                                                                                                | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                8 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                  | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             32 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                             |                                                                                                                                             |                8 |             33 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                              |                                                                                                                                             |                8 |             33 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   | mb_sys_inst/mb_system_i/mdm_0/U0/Dbg_Capture_0                                                                                                                                                                                        |                                                                                                                                             |               21 |             61 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2                                                                         |                                                                                                                                             |               10 |             75 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               39 |             80 |
|  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                       |                                                                                                                                             |               46 |            117 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][46]                                                                                                                            |                                                                                                                                             |               16 |            128 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               70 |            143 |
|  clk_in_IBUF_BUFG                                 | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                          | mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               77 |            223 |
|  clk_in_IBUF_BUFG                                 |                                                                                                                                                                                                                                       |                                                                                                                                             |              145 |            356 |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


