Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'tenmegclock' has no load.
WARNING - synthesis: input pad net 'tenmegclock' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.

Design Results:
    406 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.
