{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702257533309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702257533310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 22:18:53 2023 " "Processing started: Sun Dec 10 22:18:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702257533310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257533310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257533310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702257535449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702257535450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha.sv 1 1 " "Found 1 design units, including 1 entities, in source file pilha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pilha " "Found entity 1: Pilha" {  } { { "Pilha.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Pilha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702257539705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257539705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702257539718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257539718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barramento.sv 1 1 " "Found 1 design units, including 1 entities, in source file barramento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barramento " "Found entity 1: Barramento" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702257539731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257539731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702257539745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257539745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.sv 1 1 " "Found 1 design units, including 1 entities, in source file temp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702257539755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257539755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp " "Elaborating entity \"temp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702257540040 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wI temp.sv(29) " "Verilog HDL Always Construct warning at temp.sv(29): variable \"wI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp temp.sv(33) " "Verilog HDL Always Construct warning at temp.sv(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp temp.sv(25) " "Verilog HDL Always Construct warning at temp.sv(25): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wo temp.sv(25) " "Verilog HDL Always Construct warning at temp.sv(25): inferring latch(es) for variable \"wo\", which holds its previous value in one or more paths through the always construct" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[0\] temp.sv(33) " "Inferred latch for \"wo\[0\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[1\] temp.sv(33) " "Inferred latch for \"wo\[1\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[2\] temp.sv(33) " "Inferred latch for \"wo\[2\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[3\] temp.sv(33) " "Inferred latch for \"wo\[3\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[4\] temp.sv(33) " "Inferred latch for \"wo\[4\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[5\] temp.sv(33) " "Inferred latch for \"wo\[5\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540054 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[6\] temp.sv(33) " "Inferred latch for \"wo\[6\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[7\] temp.sv(33) " "Inferred latch for \"wo\[7\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[8\] temp.sv(33) " "Inferred latch for \"wo\[8\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[9\] temp.sv(33) " "Inferred latch for \"wo\[9\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[10\] temp.sv(33) " "Inferred latch for \"wo\[10\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[11\] temp.sv(33) " "Inferred latch for \"wo\[11\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[12\] temp.sv(33) " "Inferred latch for \"wo\[12\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[13\] temp.sv(33) " "Inferred latch for \"wo\[13\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[14\] temp.sv(33) " "Inferred latch for \"wo\[14\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[15\] temp.sv(33) " "Inferred latch for \"wo\[15\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] temp.sv(33) " "Inferred latch for \"tmp\[0\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] temp.sv(33) " "Inferred latch for \"tmp\[1\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] temp.sv(33) " "Inferred latch for \"tmp\[2\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] temp.sv(33) " "Inferred latch for \"tmp\[3\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] temp.sv(33) " "Inferred latch for \"tmp\[4\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] temp.sv(33) " "Inferred latch for \"tmp\[5\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] temp.sv(33) " "Inferred latch for \"tmp\[6\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] temp.sv(33) " "Inferred latch for \"tmp\[7\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] temp.sv(33) " "Inferred latch for \"tmp\[8\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] temp.sv(33) " "Inferred latch for \"tmp\[9\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] temp.sv(33) " "Inferred latch for \"tmp\[10\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540055 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] temp.sv(33) " "Inferred latch for \"tmp\[11\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540056 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] temp.sv(33) " "Inferred latch for \"tmp\[12\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540056 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] temp.sv(33) " "Inferred latch for \"tmp\[13\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540056 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] temp.sv(33) " "Inferred latch for \"tmp\[14\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540056 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] temp.sv(33) " "Inferred latch for \"tmp\[15\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702257540056 "|temp"}
{ "Error" "EMSG_PDB_OUT_OF_MEMORY" "quartus_map.exe " "Out of memory in module quartus_map.exe (4950 megabytes used)" {  } {  } 0 114016 "Out of memory in module !s! (%d megabytes used)" 0 0 "Analysis & Synthesis" 0 -1 0 ""}
