============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 17:56:43 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.322182s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (88.6%)

RUN-1004 : used memory is 293 MB, reserved memory is 270 MB, peak memory is 298 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PSEL will be merged to another kept net PSEL
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL will be merged to another kept net PSEL
SYN-5055 WARNING: The kept net PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[15] will be merged to another kept net rd_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[14] will be merged to another kept net rd_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[13] will be merged to another kept net rd_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[12] will be merged to another kept net rd_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[11] will be merged to another kept net rd_data[11]
SYN-5055 WARNING: The kept net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/dob_tmp2[10] will be merged to another kept net rd_data[10]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 23771/11 useful/useless nets, 13713/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13713 instances
RUN-0007 : 8411 luts, 2419 seqs, 1836 mslices, 923 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23771 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13793 nets have 2 pins
RUN-1001 : 8678 nets have [3 - 5] pins
RUN-1001 : 690 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     214     
RUN-1001 :   No   |  No   |  Yes  |    1137     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     297     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  46   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 58
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13711 instances, 8411 luts, 2419 seqs, 2759 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-0007 : Cell area utilization is 71%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76106, tnet num: 15321, tinst num: 13711, tnode num: 87553, tedge num: 124478.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.143887s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (84.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.18742e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13711.
PHY-3001 : Level 1 #clusters 1807.
PHY-3001 : End clustering;  0.113067s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (55.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 71%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07022e+06, overlap = 771.469
PHY-3002 : Step(2): len = 934872, overlap = 836
PHY-3002 : Step(3): len = 631552, overlap = 1133
PHY-3002 : Step(4): len = 538192, overlap = 1255.97
PHY-3002 : Step(5): len = 425590, overlap = 1430.53
PHY-3002 : Step(6): len = 353341, overlap = 1531.72
PHY-3002 : Step(7): len = 284841, overlap = 1626.78
PHY-3002 : Step(8): len = 245491, overlap = 1656.16
PHY-3002 : Step(9): len = 204698, overlap = 1723.31
PHY-3002 : Step(10): len = 178579, overlap = 1750.16
PHY-3002 : Step(11): len = 157106, overlap = 1773.41
PHY-3002 : Step(12): len = 143082, overlap = 1781.22
PHY-3002 : Step(13): len = 129353, overlap = 1803.94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6552e-07
PHY-3002 : Step(14): len = 136554, overlap = 1786.97
PHY-3002 : Step(15): len = 163030, overlap = 1770.81
PHY-3002 : Step(16): len = 149660, overlap = 1727.75
PHY-3002 : Step(17): len = 147088, overlap = 1676.66
PHY-3002 : Step(18): len = 133061, overlap = 1662.91
PHY-3002 : Step(19): len = 131598, overlap = 1648.62
PHY-3002 : Step(20): len = 124221, overlap = 1654.22
PHY-3002 : Step(21): len = 124504, overlap = 1675.5
PHY-3002 : Step(22): len = 120270, overlap = 1699.12
PHY-3002 : Step(23): len = 123242, overlap = 1720.62
PHY-3002 : Step(24): len = 121117, overlap = 1710.81
PHY-3002 : Step(25): len = 121881, overlap = 1703.75
PHY-3002 : Step(26): len = 120349, overlap = 1725.81
PHY-3002 : Step(27): len = 119357, overlap = 1709.62
PHY-3002 : Step(28): len = 117916, overlap = 1717.91
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.3104e-07
PHY-3002 : Step(29): len = 131223, overlap = 1654.66
PHY-3002 : Step(30): len = 144553, overlap = 1580.91
PHY-3002 : Step(31): len = 145896, overlap = 1543.12
PHY-3002 : Step(32): len = 149252, overlap = 1510.28
PHY-3002 : Step(33): len = 146943, overlap = 1487.56
PHY-3002 : Step(34): len = 147544, overlap = 1476.09
PHY-3002 : Step(35): len = 144153, overlap = 1429.84
PHY-3002 : Step(36): len = 144474, overlap = 1417.16
PHY-3002 : Step(37): len = 143590, overlap = 1386.94
PHY-3002 : Step(38): len = 144987, overlap = 1435.12
PHY-3002 : Step(39): len = 141724, overlap = 1476.53
PHY-3002 : Step(40): len = 141799, overlap = 1511.84
PHY-3002 : Step(41): len = 141016, overlap = 1527.59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46208e-06
PHY-3002 : Step(42): len = 159478, overlap = 1476.84
PHY-3002 : Step(43): len = 170292, overlap = 1466.19
PHY-3002 : Step(44): len = 173965, overlap = 1397.88
PHY-3002 : Step(45): len = 176787, overlap = 1394.06
PHY-3002 : Step(46): len = 176319, overlap = 1394.16
PHY-3002 : Step(47): len = 176903, overlap = 1358
PHY-3002 : Step(48): len = 172811, overlap = 1368
PHY-3002 : Step(49): len = 171392, overlap = 1381.66
PHY-3002 : Step(50): len = 168755, overlap = 1377.53
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92416e-06
PHY-3002 : Step(51): len = 186999, overlap = 1343.69
PHY-3002 : Step(52): len = 196741, overlap = 1330
PHY-3002 : Step(53): len = 198932, overlap = 1296.22
PHY-3002 : Step(54): len = 201164, overlap = 1287
PHY-3002 : Step(55): len = 199899, overlap = 1283.41
PHY-3002 : Step(56): len = 199223, overlap = 1269.44
PHY-3002 : Step(57): len = 195421, overlap = 1300.38
PHY-3002 : Step(58): len = 195498, overlap = 1284.88
PHY-3002 : Step(59): len = 194425, overlap = 1297.16
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.84832e-06
PHY-3002 : Step(60): len = 208448, overlap = 1295.78
PHY-3002 : Step(61): len = 219268, overlap = 1288.06
PHY-3002 : Step(62): len = 221763, overlap = 1280.66
PHY-3002 : Step(63): len = 224692, overlap = 1254.25
PHY-3002 : Step(64): len = 228764, overlap = 1219.59
PHY-3002 : Step(65): len = 229973, overlap = 1208.12
PHY-3002 : Step(66): len = 226951, overlap = 1223.06
PHY-3002 : Step(67): len = 227110, overlap = 1210
PHY-3002 : Step(68): len = 226784, overlap = 1209.09
PHY-3002 : Step(69): len = 227430, overlap = 1214.12
PHY-3002 : Step(70): len = 225110, overlap = 1198.31
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.16966e-05
PHY-3002 : Step(71): len = 239999, overlap = 1120.38
PHY-3002 : Step(72): len = 253745, overlap = 1043.53
PHY-3002 : Step(73): len = 260191, overlap = 1038.09
PHY-3002 : Step(74): len = 263584, overlap = 1035.72
PHY-3002 : Step(75): len = 267830, overlap = 1022.12
PHY-3002 : Step(76): len = 272481, overlap = 970.188
PHY-3002 : Step(77): len = 272233, overlap = 937.094
PHY-3002 : Step(78): len = 273664, overlap = 915.656
PHY-3002 : Step(79): len = 274629, overlap = 898.219
PHY-3002 : Step(80): len = 275525, overlap = 883.125
PHY-3002 : Step(81): len = 273925, overlap = 886.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.33933e-05
PHY-3002 : Step(82): len = 292130, overlap = 848.188
PHY-3002 : Step(83): len = 306449, overlap = 781.406
PHY-3002 : Step(84): len = 313239, overlap = 722.094
PHY-3002 : Step(85): len = 315373, overlap = 717.625
PHY-3002 : Step(86): len = 318226, overlap = 713.25
PHY-3002 : Step(87): len = 319724, overlap = 710.906
PHY-3002 : Step(88): len = 318167, overlap = 683.062
PHY-3002 : Step(89): len = 318171, overlap = 675.188
PHY-3002 : Step(90): len = 318041, overlap = 656.562
PHY-3002 : Step(91): len = 319082, overlap = 642.344
PHY-3002 : Step(92): len = 317514, overlap = 640.312
PHY-3002 : Step(93): len = 317668, overlap = 633.094
PHY-3002 : Step(94): len = 316551, overlap = 652.031
PHY-3002 : Step(95): len = 316692, overlap = 649.156
PHY-3002 : Step(96): len = 315311, overlap = 654.344
PHY-3002 : Step(97): len = 314971, overlap = 662.031
PHY-3002 : Step(98): len = 313308, overlap = 686.156
PHY-3002 : Step(99): len = 313025, overlap = 683.719
PHY-3002 : Step(100): len = 312087, overlap = 684.906
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.67865e-05
PHY-3002 : Step(101): len = 328062, overlap = 678.062
PHY-3002 : Step(102): len = 335649, overlap = 658.625
PHY-3002 : Step(103): len = 338028, overlap = 637.281
PHY-3002 : Step(104): len = 338721, overlap = 645.062
PHY-3002 : Step(105): len = 339558, overlap = 628.844
PHY-3002 : Step(106): len = 340249, overlap = 614.531
PHY-3002 : Step(107): len = 339915, overlap = 619.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.35731e-05
PHY-3002 : Step(108): len = 349506, overlap = 604.094
PHY-3002 : Step(109): len = 356937, overlap = 566
PHY-3002 : Step(110): len = 359448, overlap = 534.5
PHY-3002 : Step(111): len = 360427, overlap = 522.344
PHY-3002 : Step(112): len = 362043, overlap = 533.406
PHY-3002 : Step(113): len = 363499, overlap = 533.312
PHY-3002 : Step(114): len = 363673, overlap = 520.125
PHY-3002 : Step(115): len = 363512, overlap = 508.719
PHY-3002 : Step(116): len = 363774, overlap = 506.969
PHY-3002 : Step(117): len = 364731, overlap = 505.594
PHY-3002 : Step(118): len = 364812, overlap = 503.219
PHY-3002 : Step(119): len = 365362, overlap = 510.906
PHY-3002 : Step(120): len = 365822, overlap = 517.188
PHY-3002 : Step(121): len = 365882, overlap = 523.375
PHY-3002 : Step(122): len = 365316, overlap = 516.656
PHY-3002 : Step(123): len = 365098, overlap = 508.5
PHY-3002 : Step(124): len = 365223, overlap = 511.75
PHY-3002 : Step(125): len = 365233, overlap = 500.656
PHY-3002 : Step(126): len = 364622, overlap = 507.844
PHY-3002 : Step(127): len = 364447, overlap = 512.719
PHY-3002 : Step(128): len = 364578, overlap = 519.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000186323
PHY-3002 : Step(129): len = 372491, overlap = 524.156
PHY-3002 : Step(130): len = 376885, overlap = 517.125
PHY-3002 : Step(131): len = 377364, overlap = 504.156
PHY-3002 : Step(132): len = 378200, overlap = 505.438
PHY-3002 : Step(133): len = 381229, overlap = 482.656
PHY-3002 : Step(134): len = 383031, overlap = 471.531
PHY-3002 : Step(135): len = 382313, overlap = 470.375
PHY-3002 : Step(136): len = 382076, overlap = 476.156
PHY-3002 : Step(137): len = 383450, overlap = 470.469
PHY-3002 : Step(138): len = 384378, overlap = 458
PHY-3002 : Step(139): len = 383408, overlap = 458.406
PHY-3002 : Step(140): len = 383216, overlap = 452.469
PHY-3002 : Step(141): len = 384525, overlap = 447
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000360996
PHY-3002 : Step(142): len = 389049, overlap = 439.781
PHY-3002 : Step(143): len = 392430, overlap = 432.969
PHY-3002 : Step(144): len = 393107, overlap = 418.531
PHY-3002 : Step(145): len = 393682, overlap = 412.531
PHY-3002 : Step(146): len = 395074, overlap = 407.938
PHY-3002 : Step(147): len = 396216, overlap = 397.219
PHY-3002 : Step(148): len = 396558, overlap = 390.281
PHY-3002 : Step(149): len = 396823, overlap = 393.5
PHY-3002 : Step(150): len = 397575, overlap = 382.594
PHY-3002 : Step(151): len = 398277, overlap = 377.625
PHY-3002 : Step(152): len = 398651, overlap = 375.844
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000677973
PHY-3002 : Step(153): len = 400409, overlap = 367.062
PHY-3002 : Step(154): len = 401891, overlap = 367.375
PHY-3002 : Step(155): len = 402585, overlap = 369.938
PHY-3002 : Step(156): len = 403031, overlap = 373.188
PHY-3002 : Step(157): len = 403923, overlap = 370.094
PHY-3002 : Step(158): len = 404779, overlap = 363.906
PHY-3002 : Step(159): len = 404743, overlap = 362.344
PHY-3002 : Step(160): len = 404826, overlap = 363.156
PHY-3002 : Step(161): len = 405161, overlap = 361.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00123648
PHY-3002 : Step(162): len = 406809, overlap = 362.5
PHY-3002 : Step(163): len = 408598, overlap = 362.406
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0021477
PHY-3002 : Step(164): len = 408468, overlap = 360.812
PHY-3002 : Step(165): len = 408873, overlap = 362.25
PHY-3002 : Step(166): len = 410558, overlap = 353.906
PHY-3002 : Step(167): len = 412251, overlap = 339.156
PHY-3002 : Step(168): len = 412967, overlap = 341.969
PHY-3002 : Step(169): len = 414772, overlap = 338.5
PHY-3002 : Step(170): len = 417583, overlap = 331.844
PHY-3002 : Step(171): len = 419242, overlap = 326.625
PHY-3002 : Step(172): len = 419280, overlap = 327.125
PHY-3002 : Step(173): len = 419551, overlap = 330.531
PHY-3002 : Step(174): len = 420271, overlap = 326.5
PHY-3002 : Step(175): len = 420676, overlap = 325.219
PHY-3002 : Step(176): len = 420614, overlap = 328.438
PHY-3002 : Step(177): len = 420848, overlap = 323.719
PHY-3002 : Step(178): len = 421386, overlap = 317.312
PHY-3002 : Step(179): len = 421925, overlap = 311.031
PHY-3002 : Step(180): len = 422134, overlap = 312.5
PHY-3002 : Step(181): len = 422457, overlap = 306.875
PHY-3002 : Step(182): len = 422831, overlap = 300.906
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015312s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (102.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/23771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601152, over cnt = 1765(5%), over = 14941, worst = 166
PHY-1001 : End global iterations;  0.432570s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (68.6%)

PHY-1001 : Congestion index: top1 = 124.96, top5 = 90.34, top10 = 72.87, top15 = 62.76.
PHY-3001 : End congestion estimation;  0.639214s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (70.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420401s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (78.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.98161e-05
PHY-3002 : Step(183): len = 450707, overlap = 293.594
PHY-3002 : Step(184): len = 441321, overlap = 261.656
PHY-3002 : Step(185): len = 433698, overlap = 217.094
PHY-3002 : Step(186): len = 420951, overlap = 239.156
PHY-3002 : Step(187): len = 417803, overlap = 240.344
PHY-3002 : Step(188): len = 405001, overlap = 237.062
PHY-3002 : Step(189): len = 401152, overlap = 249
PHY-3002 : Step(190): len = 399900, overlap = 247.375
PHY-3002 : Step(191): len = 399929, overlap = 249.688
PHY-3002 : Step(192): len = 393325, overlap = 230.031
PHY-3002 : Step(193): len = 393293, overlap = 223.781
PHY-3002 : Step(194): len = 390193, overlap = 241.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119632
PHY-3002 : Step(195): len = 395799, overlap = 221.125
PHY-3002 : Step(196): len = 397085, overlap = 221.656
PHY-3002 : Step(197): len = 401513, overlap = 239.969
PHY-3002 : Step(198): len = 403501, overlap = 235.594
PHY-3002 : Step(199): len = 406975, overlap = 227.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000239264
PHY-3002 : Step(200): len = 408380, overlap = 208.375
PHY-3002 : Step(201): len = 411104, overlap = 212.438
PHY-3002 : Step(202): len = 420247, overlap = 197.812
PHY-3002 : Step(203): len = 427028, overlap = 196.906
PHY-3002 : Step(204): len = 426909, overlap = 193.375
PHY-3002 : Step(205): len = 425621, overlap = 189.094
PHY-3002 : Step(206): len = 424465, overlap = 186.719
PHY-3002 : Step(207): len = 423256, overlap = 188.406
PHY-3002 : Step(208): len = 422656, overlap = 189.938
PHY-3002 : Step(209): len = 422128, overlap = 190
PHY-3002 : Step(210): len = 420996, overlap = 197.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000468326
PHY-3002 : Step(211): len = 422570, overlap = 198.875
PHY-3002 : Step(212): len = 424620, overlap = 195.969
PHY-3002 : Step(213): len = 427226, overlap = 191.5
PHY-3002 : Step(214): len = 429333, overlap = 196.531
PHY-3002 : Step(215): len = 431832, overlap = 196.062
PHY-3002 : Step(216): len = 435023, overlap = 198.5
PHY-3002 : Step(217): len = 436579, overlap = 207.562
PHY-3002 : Step(218): len = 437301, overlap = 213.812
PHY-3002 : Step(219): len = 437025, overlap = 225.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000906615
PHY-3002 : Step(220): len = 437591, overlap = 221.031
PHY-3002 : Step(221): len = 438925, overlap = 220.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 76%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 79/23771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 581408, over cnt = 2241(6%), over = 16075, worst = 169
PHY-1001 : End global iterations;  0.479758s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.1%)

PHY-1001 : Congestion index: top1 = 113.92, top5 = 82.48, top10 = 69.64, top15 = 61.82.
PHY-3001 : End congestion estimation;  0.676096s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (69.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432591s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (68.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24143e-05
PHY-3002 : Step(222): len = 444399, overlap = 607.375
PHY-3002 : Step(223): len = 448916, overlap = 556.688
PHY-3002 : Step(224): len = 431882, overlap = 473.562
PHY-3002 : Step(225): len = 424024, overlap = 436.062
PHY-3002 : Step(226): len = 422517, overlap = 410.844
PHY-3002 : Step(227): len = 407494, overlap = 382.281
PHY-3002 : Step(228): len = 404292, overlap = 393.875
PHY-3002 : Step(229): len = 396853, overlap = 405.438
PHY-3002 : Step(230): len = 394734, overlap = 396.75
PHY-3002 : Step(231): len = 384706, overlap = 400.125
PHY-3002 : Step(232): len = 383604, overlap = 402.656
PHY-3002 : Step(233): len = 379251, overlap = 413.719
PHY-3002 : Step(234): len = 379039, overlap = 413.062
PHY-3002 : Step(235): len = 377007, overlap = 413.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.48286e-05
PHY-3002 : Step(236): len = 383468, overlap = 390.688
PHY-3002 : Step(237): len = 384997, overlap = 381.031
PHY-3002 : Step(238): len = 388160, overlap = 365.312
PHY-3002 : Step(239): len = 389750, overlap = 358.656
PHY-3002 : Step(240): len = 390532, overlap = 356.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129657
PHY-3002 : Step(241): len = 394730, overlap = 334.906
PHY-3002 : Step(242): len = 396832, overlap = 327.812
PHY-3002 : Step(243): len = 407972, overlap = 308.656
PHY-3002 : Step(244): len = 411926, overlap = 290.938
PHY-3002 : Step(245): len = 409286, overlap = 285.156
PHY-3002 : Step(246): len = 409013, overlap = 283.281
PHY-3002 : Step(247): len = 406661, overlap = 267.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000259314
PHY-3002 : Step(248): len = 412109, overlap = 259.719
PHY-3002 : Step(249): len = 413923, overlap = 258.625
PHY-3002 : Step(250): len = 418956, overlap = 254.844
PHY-3002 : Step(251): len = 421226, overlap = 249.281
PHY-3002 : Step(252): len = 423036, overlap = 254.281
PHY-3002 : Step(253): len = 423556, overlap = 253.094
PHY-3002 : Step(254): len = 423741, overlap = 250.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000474286
PHY-3002 : Step(255): len = 425259, overlap = 250.062
PHY-3002 : Step(256): len = 427514, overlap = 248.031
PHY-3002 : Step(257): len = 428056, overlap = 252
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76106, tnet num: 15321, tinst num: 13711, tnode num: 87553, tedge num: 124478.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 828.22 peak overflow 7.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 286/23771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612072, over cnt = 2781(7%), over = 14903, worst = 48
PHY-1001 : End global iterations;  0.676181s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 73.99, top5 = 62.10, top10 = 55.69, top15 = 51.37.
PHY-1001 : End incremental global routing;  0.879661s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (49.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454286s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.600839s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (51.7%)

OPT-1001 : Current memory(MB): used = 537, reserve = 523, peak = 555.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15552/23771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612072, over cnt = 2781(7%), over = 14903, worst = 48
PHY-1002 : len = 710680, over cnt = 2515(7%), over = 8412, worst = 48
PHY-1002 : len = 813856, over cnt = 968(2%), over = 2198, worst = 39
PHY-1002 : len = 849688, over cnt = 304(0%), over = 478, worst = 10
PHY-1002 : len = 864096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.633575s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (81.3%)

PHY-1001 : Congestion index: top1 = 60.78, top5 = 54.63, top10 = 51.03, top15 = 48.56.
OPT-1001 : End congestion update;  1.858114s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (74.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348928s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.207164s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 544, reserve = 530, peak = 555.
OPT-1001 : End physical optimization;  4.890519s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (62.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8411 LUT to BLE ...
SYN-4008 : Packed 8411 LUT and 1148 SEQ to BLE.
SYN-4003 : Packing 1271 remaining SEQ's ...
SYN-4005 : Packed 1085 SEQ with LUT/SLICE
SYN-4006 : 6246 single LUT's are left
SYN-4006 : 186 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8597/11704 primitive instances ...
PHY-3001 : End packing;  0.566307s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (96.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7422 instances
RUN-1001 : 3649 mslices, 3649 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 22838 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12568 nets have 2 pins
RUN-1001 : 8887 nets have [3 - 5] pins
RUN-1001 : 759 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7420 instances, 7298 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-3001 : Cell area utilization is 79%
PHY-3001 : After packing: Len = 443183, Over = 395.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11495/22838.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 826928, over cnt = 1858(5%), over = 2967, worst = 8
PHY-1002 : len = 830704, over cnt = 1440(4%), over = 1989, worst = 8
PHY-1002 : len = 840616, over cnt = 818(2%), over = 1105, worst = 8
PHY-1002 : len = 851504, over cnt = 360(1%), over = 465, worst = 8
PHY-1002 : len = 864096, over cnt = 3(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  1.169584s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 61.49, top5 = 54.64, top10 = 50.89, top15 = 48.34.
PHY-3001 : End congestion estimation;  1.466234s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (46.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 73744, tnet num: 14388, tinst num: 7420, tnode num: 83510, tedge num: 123081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.157812s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (62.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 563 MB, peak memory is 574 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.585162s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (62.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3117e-05
PHY-3002 : Step(258): len = 425236, overlap = 389
PHY-3002 : Step(259): len = 424420, overlap = 402.25
PHY-3002 : Step(260): len = 417792, overlap = 408.75
PHY-3002 : Step(261): len = 416263, overlap = 412.25
PHY-3002 : Step(262): len = 409599, overlap = 423
PHY-3002 : Step(263): len = 406737, overlap = 438
PHY-3002 : Step(264): len = 402842, overlap = 459.25
PHY-3002 : Step(265): len = 401652, overlap = 462.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62341e-05
PHY-3002 : Step(266): len = 406642, overlap = 445.5
PHY-3002 : Step(267): len = 410273, overlap = 434
PHY-3002 : Step(268): len = 419078, overlap = 416.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24682e-05
PHY-3002 : Step(269): len = 429728, overlap = 385.5
PHY-3002 : Step(270): len = 435173, overlap = 377.5
PHY-3002 : Step(271): len = 442325, overlap = 357.75
PHY-3002 : Step(272): len = 444559, overlap = 350
PHY-3002 : Step(273): len = 445517, overlap = 344.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104936
PHY-3002 : Step(274): len = 455160, overlap = 339.75
PHY-3002 : Step(275): len = 459745, overlap = 339.25
PHY-3002 : Step(276): len = 472198, overlap = 327
PHY-3002 : Step(277): len = 476130, overlap = 316.5
PHY-3002 : Step(278): len = 473690, overlap = 319.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.553138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 593291
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 504/22838.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 813448, over cnt = 3165(8%), over = 5695, worst = 9
PHY-1002 : len = 834872, over cnt = 1993(5%), over = 3023, worst = 9
PHY-1002 : len = 861000, over cnt = 580(1%), over = 856, worst = 6
PHY-1002 : len = 869064, over cnt = 153(0%), over = 226, worst = 5
PHY-1002 : len = 872192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.270895s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (71.6%)

PHY-1001 : Congestion index: top1 = 56.92, top5 = 52.00, top10 = 49.04, top15 = 46.84.
PHY-3001 : End congestion estimation;  2.579000s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (73.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418709s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (63.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.61979e-05
PHY-3002 : Step(279): len = 524273, overlap = 114.75
PHY-3002 : Step(280): len = 504995, overlap = 157.5
PHY-3002 : Step(281): len = 495218, overlap = 176.75
PHY-3002 : Step(282): len = 491292, overlap = 188.5
PHY-3002 : Step(283): len = 487590, overlap = 193.5
PHY-3002 : Step(284): len = 486344, overlap = 190.5
PHY-3002 : Step(285): len = 485604, overlap = 187
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152396
PHY-3002 : Step(286): len = 494504, overlap = 175
PHY-3002 : Step(287): len = 503196, overlap = 164
PHY-3002 : Step(288): len = 509100, overlap = 162.5
PHY-3002 : Step(289): len = 508429, overlap = 157
PHY-3002 : Step(290): len = 508233, overlap = 158.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000285511
PHY-3002 : Step(291): len = 516920, overlap = 151.25
PHY-3002 : Step(292): len = 527580, overlap = 142.75
PHY-3002 : Step(293): len = 536287, overlap = 141.75
PHY-3002 : Step(294): len = 538838, overlap = 137.5
PHY-3002 : Step(295): len = 540147, overlap = 133.25
PHY-3002 : Step(296): len = 541090, overlap = 133
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014148s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 570073, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.040323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 62 instances has been re-located, deltaX = 24, deltaY = 43, maxDist = 3.
PHY-3001 : Final: Len = 571231, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 73744, tnet num: 14388, tinst num: 7420, tnode num: 83510, tedge num: 123081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.286706s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (55.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 565 MB, peak memory is 604 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2585/22838.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 811072, over cnt = 2945(8%), over = 4964, worst = 8
PHY-1002 : len = 828880, over cnt = 1766(5%), over = 2553, worst = 6
PHY-1002 : len = 843752, over cnt = 883(2%), over = 1279, worst = 5
PHY-1002 : len = 856216, over cnt = 438(1%), over = 603, worst = 4
PHY-1002 : len = 864624, over cnt = 8(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  1.967317s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (75.5%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 51.42, top10 = 48.17, top15 = 45.93.
PHY-1001 : End incremental global routing;  2.269107s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (75.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.514253s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (48.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.110568s wall, 2.156250s user + 0.031250s system = 2.187500s CPU (70.3%)

OPT-1001 : Current memory(MB): used = 588, reserve = 581, peak = 604.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13495/22838.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864624, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 864640, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 864664, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 864672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.545909s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (60.1%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 51.42, top10 = 48.17, top15 = 45.93.
OPT-1001 : End congestion update;  0.849266s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (58.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.314408s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (64.6%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.163797s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (60.4%)

OPT-1001 : Current memory(MB): used = 591, reserve = 584, peak = 604.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.313573s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (64.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13495/22838.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117139s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.0%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 51.42, top10 = 48.17, top15 = 45.93.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.303229s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (56.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.731054s wall, 4.203125s user + 0.046875s system = 4.250000s CPU (63.1%)

RUN-1003 : finish command "place" in  31.949909s wall, 17.046875s user + 1.109375s system = 18.156250s CPU (56.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 528 MB, peak memory is 604 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.250910s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (101.2%)

RUN-1004 : used memory is 538 MB, reserved memory is 528 MB, peak memory is 604 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7422 instances
RUN-1001 : 3649 mslices, 3649 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 22838 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12568 nets have 2 pins
RUN-1001 : 8887 nets have [3 - 5] pins
RUN-1001 : 759 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 73744, tnet num: 14388, tinst num: 7420, tnode num: 83510, tedge num: 123081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.150145s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (61.1%)

RUN-1004 : used memory is 556 MB, reserved memory is 550 MB, peak memory is 604 MB
PHY-1001 : 3649 mslices, 3649 lslices, 101 pads, 15 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 787992, over cnt = 3114(8%), over = 5673, worst = 9
PHY-1002 : len = 809552, over cnt = 1963(5%), over = 3085, worst = 9
PHY-1002 : len = 826888, over cnt = 1126(3%), over = 1673, worst = 7
PHY-1002 : len = 847944, over cnt = 118(0%), over = 177, worst = 5
PHY-1002 : len = 849824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.141674s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 55.65, top5 = 50.89, top10 = 47.67, top15 = 45.52.
PHY-1001 : End global routing;  2.452595s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (58.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 606, reserve = 597, peak = 606.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 874, reserve = 869, peak = 874.
PHY-1001 : End build detailed router design. 3.044981s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (50.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 149392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.278008s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (29.3%)

PHY-1001 : Current memory(MB): used = 907, reserve = 903, peak = 907.
PHY-1001 : End phase 1; 1.284150s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (29.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.78291e+06, over cnt = 2401(0%), over = 2409, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 918, reserve = 914, peak = 919.
PHY-1001 : End initial routed; 25.961572s wall, 11.484375s user + 0.078125s system = 11.562500s CPU (44.5%)

PHY-1001 : Update timing.....
TMR-6524 Similar messages will be suppressed.
PHY-1001 : 0/13946(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.945833s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (42.6%)

PHY-1001 : Current memory(MB): used = 936, reserve = 931, peak = 936.
PHY-1001 : End phase 2; 27.907488s wall, 12.312500s user + 0.078125s system = 12.390625s CPU (44.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.78291e+06, over cnt = 2401(0%), over = 2409, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.062949s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.68573e+06, over cnt = 974(0%), over = 978, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.835522s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (79.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.66438e+06, over cnt = 248(0%), over = 248, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.879868s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (67.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.66592e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.458356s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (71.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.66626e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.247045s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (44.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.6665e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.184871s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (59.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.6665e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.198759s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.6665e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.286548s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (43.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.6665e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.153082s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.66656e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.150468s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13946(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.971219s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (27.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 654 feed throughs used by 328 nets
PHY-1001 : End commit to database; 1.740640s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (26.0%)

PHY-1001 : Current memory(MB): used = 1030, reserve = 1029, peak = 1030.
PHY-1001 : End phase 3; 9.397310s wall, 4.875000s user + 0.046875s system = 4.921875s CPU (52.4%)

PHY-1003 : Routed, final wirelength = 2.66656e+06
PHY-1001 : Current memory(MB): used = 1034, reserve = 1034, peak = 1034.
PHY-1001 : End export database. 0.046993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  41.980711s wall, 19.171875s user + 0.156250s system = 19.328125s CPU (46.0%)

RUN-1003 : finish command "route" in  46.129788s wall, 21.515625s user + 0.218750s system = 21.734375s CPU (47.1%)

RUN-1004 : used memory is 966 MB, reserved memory is 966 MB, peak memory is 1034 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14279   out of  19600   72.85%
#reg                     2487   out of  19600   12.69%
#le                     14464
  #lut only             11977   out of  14464   82.81%
  #reg only               185   out of  14464    1.28%
  #lut&reg               2302   out of  14464   15.92%
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   1995
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    238
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    170
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 68
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    39
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        NONE     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        NONE     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        NONE     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        NONE     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        NONE     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        NONE     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        NONE     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        NONE     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14464  |13824   |455     |2495    |15      |3       |
|  ISP                       |AHBISP                                      |8097   |7817    |202     |519     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7615   |7496    |76      |259     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1773   |1767    |6       |23      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1786   |1780    |6       |26      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1773   |1767    |6       |27      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |51     |45      |6       |24      |2       |0       |
|    u_demosaic              |demosaic                                    |386    |237     |114     |205     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |121    |58      |34      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |75     |42      |27      |47      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |170    |125     |45      |71      |0       |0       |
|    u_gamma                 |gamma                                       |6      |6       |0       |4       |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |6      |6       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |14     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |21     |21      |0       |11      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |7      |7       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |4      |4       |0       |2       |4       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |18     |18      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |567    |445     |99      |251     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |259    |217     |34      |129     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |680    |500     |103     |352     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |341    |207     |57      |228     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |143    |79      |21      |112     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |40     |22      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |29     |20      |0       |29      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |94     |48      |12      |81      |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |19     |9       |0       |19      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18     |8       |0       |18      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |29     |17      |0       |29      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |339    |293     |46      |124     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |57     |45      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |62     |62      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |47     |43      |4       |27      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |100    |82      |18      |28      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |73     |61      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5052   |4994    |51      |1327    |0       |3       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12521  
    #2          2       7771   
    #3          3        555   
    #4          4        561   
    #5        5-10       811   
    #6        11-50      456   
    #7       51-100      24    
    #8       101-500     43    
    #9        >500       16    
  Average     3.10             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.654908s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (60.4%)

RUN-1004 : used memory is 967 MB, reserved memory is 967 MB, peak memory is 1034 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 73744, tnet num: 14388, tinst num: 7420, tnode num: 83510, tedge num: 123081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.140403s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (38.4%)

RUN-1004 : used memory is 972 MB, reserved memory is 972 MB, peak memory is 1034 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 94009254f9079e0ee6cde644216dcd335aa3fb1fd9fa0f32720a548e0a070804 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7420
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 22838, pip num: 174100
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 654
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3148 valid insts, and 457740 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.371637s wall, 98.546875s user + 0.921875s system = 99.468750s CPU (377.2%)

RUN-1004 : used memory is 1063 MB, reserved memory is 1069 MB, peak memory is 1234 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_175643.log"
