--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml LOGIC.twx LOGIC.ncd -o LOGIC.twr LOGIC.pcf -ucf
terminales.ucf

Design file:              LOGIC.ncd
Physical constraint file: LOGIC.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodo<0>    |         9.456(R)|      SLOW  |         4.724(R)|      FAST  |clk_in_BUFGP      |   0.000|
anodo<1>    |         9.777(R)|      SLOW  |         4.943(R)|      FAST  |clk_in_BUFGP      |   0.000|
anodo<2>    |         9.449(R)|      SLOW  |         4.925(R)|      FAST  |clk_in_BUFGP      |   0.000|
anodo<3>    |         9.770(R)|      SLOW  |         5.144(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<0>    |        10.851(R)|      SLOW  |         5.276(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<1>    |        11.073(R)|      SLOW  |         5.467(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<2>    |        10.805(R)|      SLOW  |         5.273(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<3>    |        10.724(R)|      SLOW  |         5.284(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<4>    |        11.173(R)|      SLOW  |         5.557(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<5>    |        10.629(R)|      SLOW  |         5.232(R)|      FAST  |clk_in_BUFGP      |   0.000|
ssegm<6>    |        11.187(R)|      SLOW  |         5.566(R)|      FAST  |clk_in_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock echo_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ssegm<0>    |       136.317(R)|      SLOW  |        11.522(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<1>    |       136.554(R)|      SLOW  |        11.970(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<2>    |       136.271(R)|      SLOW  |        11.519(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<3>    |       136.052(R)|      SLOW  |        11.679(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<4>    |       136.654(R)|      SLOW  |        12.060(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<5>    |       136.110(R)|      SLOW  |        11.478(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
ssegm<6>    |       136.515(R)|      SLOW  |        11.961(R)|      FAST  |echo_in_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.740|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct  6 12:54:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 543 MB



