Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,517
design__inferred_latch__count,0
design__instance__count,13028
design__instance__area,282489
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,6
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,81
design__max_cap_violation__count__corner:nom_tt_025C_3v30,9
power__internal__total,0.02300332859158516
power__switching__total,0.009796331636607647
power__leakage__total,0.0000012259600907782442
power__total,0.032800886780023575
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.8467535801085332
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.9252308070466746
timing__hold__ws__corner:nom_tt_025C_3v30,1.0265462104256828
timing__setup__ws__corner:nom_tt_025C_3v30,3.426512504053702
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.026546
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.426512
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,200
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,81
design__max_cap_violation__count__corner:nom_ss_125C_3v00,9
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.4169144036897596
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.5603605515987822
timing__hold__ws__corner:nom_ss_125C_3v00,2.327896163946195
timing__setup__ws__corner:nom_ss_125C_3v00,-13.045746185911957
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-4860.147465599461
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-13.045746185911957
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.327896
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,756
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-13.045746
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,756
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,81
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,9
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.6030830450176575
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.6519808211187518
timing__hold__ws__corner:nom_ff_n40C_3v60,0.47148097871491457
timing__setup__ws__corner:nom_ff_n40C_3v60,9.557418238455707
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.471481
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,10.269862
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,290
design__max_fanout_violation__count,81
design__max_cap_violation__count,11
clock__skew__worst_hold,-0.597295230181991
clock__skew__worst_setup,0.6405649525451808
timing__hold__ws,0.46719551771866036
timing__setup__ws,-13.76637509618695
timing__hold__tns,0.0
timing__setup__tns,-5399.812078316467
timing__hold__wns,0
timing__setup__wns,-13.76637509618695
timing__hold_vio__count,0
timing__hold_r2r__ws,0.467196
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2292
timing__setup_r2r__ws,-13.766376
timing__setup_r2r_vio__count,2292
design__die__bbox,0.0 0.0 1440.32 325.36
design__core__bbox,3.36 3.92 1436.96 321.44
design__io,45
design__die__area,468623
design__core__area,455197
design__instance__count__stdcell,13028
design__instance__area__stdcell,282489
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.620587
design__instance__utilization__stdcell,0.620587
design__instance__count__class:tie_cell,17
design__instance__count__class:inverter,337
design__instance__count__class:sequential_cell,1179
design__instance__count__class:multi_input_combinational_cell,6955
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,3033
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,346912
design__violations,0
design__instance__count__class:timing_repair_buffer,1146
design__instance__count__class:clock_buffer,112
design__instance__count__class:clock_inverter,85
design__instance__count__setup_buffer,580
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,9758
route__net__special,2
route__drc_errors__iter:1,2069
route__wirelength__iter:1,382107
route__drc_errors__iter:2,536
route__wirelength__iter:2,378752
route__drc_errors__iter:3,491
route__wirelength__iter:3,377804
route__drc_errors__iter:4,56
route__wirelength__iter:4,377559
route__drc_errors__iter:5,1
route__wirelength__iter:5,377539
route__drc_errors__iter:6,0
route__wirelength__iter:6,377542
route__drc_errors,0
route__wirelength,377542
route__vias,60365
route__vias__singlecut,60365
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,1263.3
design__instance__count__class:fill_cell,10280
timing__unannotated_net__count__corner:nom_tt_025C_3v30,101
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,101
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,101
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,81
design__max_cap_violation__count__corner:min_tt_025C_3v30,9
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.8368767027352232
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.9057692630084003
timing__hold__ws__corner:min_tt_025C_3v30,1.0192589283305498
timing__setup__ws__corner:min_tt_025C_3v30,3.7849457972450704
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.019259
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.784946
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,101
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,164
design__max_fanout_violation__count__corner:min_ss_125C_3v00,81
design__max_cap_violation__count__corner:min_ss_125C_3v00,9
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.3967547513938572
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.5217041391002908
timing__hold__ws__corner:min_ss_125C_3v00,2.3149127714398228
timing__setup__ws__corner:min_ss_125C_3v00,-12.78214370527397
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-4426.433076919917
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-12.78214370527397
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.314913
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,739
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-12.782144
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,739
timing__unannotated_net__count__corner:min_ss_125C_3v00,101
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,81
design__max_cap_violation__count__corner:min_ff_n40C_3v60,9
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.597295230181991
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.6405649525451808
timing__hold__ws__corner:min_ff_n40C_3v60,0.46719551771866036
timing__setup__ws__corner:min_ff_n40C_3v60,9.873679042730155
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.467196
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,10.503383
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,101
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,18
design__max_fanout_violation__count__corner:max_tt_025C_3v30,81
design__max_cap_violation__count__corner:max_tt_025C_3v30,10
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.85869114249613
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.9489098664301744
timing__hold__ws__corner:max_tt_025C_3v30,1.03493816446156
timing__setup__ws__corner:max_tt_025C_3v30,2.9208156719974765
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.034938
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,2.920816
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,101
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,290
design__max_fanout_violation__count__corner:max_ss_125C_3v00,81
design__max_cap_violation__count__corner:max_ss_125C_3v00,11
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.441145465976715
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.606549383443177
timing__hold__ws__corner:max_ss_125C_3v00,2.343660887252519
timing__setup__ws__corner:max_ss_125C_3v00,-13.76637509618695
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-5399.812078316467
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-13.76637509618695
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.343661
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,797
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-13.766376
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,797
timing__unannotated_net__count__corner:max_ss_125C_3v00,101
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,81
design__max_cap_violation__count__corner:max_ff_n40C_3v60,10
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.6100671251961903
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.665773677255271
timing__hold__ws__corner:max_ff_n40C_3v60,0.4763125584324272
timing__setup__ws__corner:max_ff_n40C_3v60,9.167712182222242
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.476313
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.988881
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,101
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,101
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000177721
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000126214
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000231076
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000126214
design_powergrid__voltage__worst,0.000126214
design_powergrid__voltage__worst__net:VPWR,3.29982
design_powergrid__drop__worst,0.000177721
design_powergrid__drop__worst__net:VPWR,0.000177721
design_powergrid__voltage__worst__net:VGND,0.000126214
design_powergrid__drop__worst__net:VGND,0.000126214
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002379999999999999913476329826966804148469236679375171661376953125
ir__drop__worst,0.00017799999999999998982758153687200319836847484111785888671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
