{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [9:0] q\n);\n\nalways_ff @(posedge clk) begin\n    if (reset) begin\n        q <= 10'd0; // Reset to 0\n    end else if (q == 10'd999) begin\n        q <= 10'd0; // Wrap around to 0\n    end else begin\n        q <= q + 1'b1; // Increment counter\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}