###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 22:07:08 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.013  |  0.012  |
|           TNS (ns):| -0.000  | -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.427%
       (99.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
