\doxysection{stm32l4xx\+\_\+ll\+\_\+rcc.\+h}
\hypertarget{stm32l4xx__ll__rcc_8h_source}{}\label{stm32l4xx__ll__rcc_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_rcc.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32l4xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{comment}{/*\ Defines\ used\ to\ perform\ offsets*/}}
\DoxyCodeLine{00046\ \textcolor{comment}{/*\ Offset\ used\ to\ access\ to\ RCC\_CCIPR\ and\ RCC\_CCIPR2\ registers\ */}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ RCC\_OFFSET\_CCIPR\ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ RCC\_OFFSET\_CCIPR2\ \ \ \ \ \ \ 0x14U}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ }
\DoxyCodeLine{00064\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00077\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00078\ \{}
\DoxyCodeLine{00079\ \ \ uint32\_t\ SYSCLK\_Frequency;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ uint32\_t\ HCLK\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00081\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00083\ \}\ LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ 8000000U\ \ \ }}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ HSI\_VALUE\ \ \ \ 16000000U\ \ }}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LSE\_VALUE\ \ \ \ 32768U\ \ \ \ \ }}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00116\ }
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ LSI\_VALUE\ \ \ \ 32000U\ \ \ \ \ }}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00121\ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI48\_VALUE)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ HSI48\_VALUE\ \ 48000000U\ \ }}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI48\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00126\ }
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_SAI1\_CLOCK\_VALUE)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ EXTERNAL\_SAI1\_CLOCK\_VALUE\ \ \ \ 48000U\ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_SAI1\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_SAI2\_CLOCK\_VALUE)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ EXTERNAL\_SAI2\_CLOCK\_VALUE\ \ \ \ 48000U\ }}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_SAI2\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\ \ \ \ \ }}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_MSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_MSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\ \ \ \ \ }}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\ \ \ \ \ }}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_HSI48RDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSI48RDYC\ \ \ }}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_PLLSAI1RDYC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLSAI1RDYC\ }}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_PLLSAI2RDYC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLSAI2RDYC\ }}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\ \ \ \ \ }}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\ \ \ \ \ }}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_MSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_MSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\ \ \ \ \ }}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\ \ \ \ \ }}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_HSI48RDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\ \ \ }}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_PLLSAI1RDYF\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLSAI1RDYF\ }}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_PLLSAI2RDYF\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLSAI2RDYF\ }}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\ \ \ \ \ }}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_FWRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_FWRSTF\ \ \ \ \ }}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ }}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_MSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_MSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_HSI48RDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSI48RDYIE\ \ \ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_PLLSAI1RDYIE\ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLSAI1RDYIE\ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_PLLSAI2RDYIE\ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLSAI2RDYIE\ \ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSECSSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSECSSIE\ \ \ \ \ \ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_0\ \ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_1\ \ }}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_2\ \ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_3\ \ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_4\ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_5\ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_6\ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_7\ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_8\ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_9\ \ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_10\ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_11\ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_1\ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_2\ \ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_4\ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_8\ \ }}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSCO\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSCO\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_MSI\ \ \ \ }}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_MSI\ \ \ \ RCC\_CFGR\_SWS\_MSI\ \ \ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ \ \ RCC\_CFGR\_SWS\_PLL\ \ \ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV1\ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV2\ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV4\ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV8\ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV16\ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_RCC\_STOP\_WAKEUPCLOCK\_MSI\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ LL\_RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ \ \ \ \ \ \ RCC\_CFGR\_STOPWUCK\ \ \ \ \ \ \ }}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|\ RCC\_CFGR\_MCOSEL\_1)\ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ }}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ \ \ }}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ \ \ }}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ \ \ }}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NA\ \ \ \ \ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00381\ }
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ (RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK\ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL\_0)\ }}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL\_1)\ }}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL)\ \ \ }}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK\ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL\_0)\ }}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL\_1)\ }}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL)\ \ \ }}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_USART3SEL)}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART3\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (RCC\_CCIPR\_USART3SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK\ \ \ \ \ ((RCC\_CCIPR\_USART3SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART3SEL\_0)\ }}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART3\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART3SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART3SEL\_1)\ }}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART3\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART3SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART3SEL)\ \ \ }}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_USART3SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART4SEL)\ ||\ defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART4SEL)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART4\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ (RCC\_CCIPR\_UART4SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART4\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ ((RCC\_CCIPR\_UART4SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART4SEL\_0)\ \ }}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART4\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ ((RCC\_CCIPR\_UART4SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART4SEL\_1)\ \ }}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART4\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ ((RCC\_CCIPR\_UART4SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART4SEL)\ \ \ \ }}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART5\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ (RCC\_CCIPR\_UART5SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART5\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ ((RCC\_CCIPR\_UART5SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART5SEL\_0)\ \ }}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART5\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ ((RCC\_CCIPR\_UART5SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART5SEL\_1)\ \ }}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART5\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ ((RCC\_CCIPR\_UART5SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_UART5SEL)\ \ \ \ }}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART5SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART4SEL\ ||\ RCC\_CCIPR\_UART5SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00423\ }
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK\ \ \ \ RCC\_CCIPR\_LPUART1SEL\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C1SEL\_Pos\ <<\ 16U))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C1SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C1SEL\_0\ >>\ RCC\_CCIPR\_I2C1SEL\_Pos))\ }}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C1SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C1SEL\_1\ >>\ RCC\_CCIPR\_I2C1SEL\_Pos))\ }}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_I2C2SEL)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C2SEL\_Pos\ <<\ 16U))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C2SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C2SEL\_0\ >>\ RCC\_CCIPR\_I2C2SEL\_Pos))\ }}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C2SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C2SEL\_1\ >>\ RCC\_CCIPR\_I2C2SEL\_Pos))\ }}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_I2C2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C3SEL\_Pos\ <<\ 16U))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C3SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C3SEL\_0\ >>\ RCC\_CCIPR\_I2C3SEL\_Pos))\ }}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C3SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C3SEL\_1\ >>\ RCC\_CCIPR\_I2C3SEL\_Pos))\ }}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_I2C4SEL)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C4\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR2\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR2\_I2C4SEL\_Pos\ <<\ 16U))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C4\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR2\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR2\_I2C4SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR2\_I2C4SEL\_0\ >>\ RCC\_CCIPR2\_I2C4SEL\_Pos))\ }}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C4\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR2\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR2\_I2C4SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR2\_I2C4SEL\_1\ >>\ RCC\_CCIPR2\_I2C4SEL\_Pos))\ }}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_I2C4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\_0\ >>\ 16U))\ }}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\_1\ >>\ 16U))\ }}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\_0\ >>\ 16U))\ }}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\_1\ >>\ 16U))\ }}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ (RCC\_CCIPR2\_SAI1SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI2\ \ \ \ \ \ ((RCC\_CCIPR2\_SAI1SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI1SEL\_0)\ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI1SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI1SEL\_1)\ }}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI1SEL\ <<\ 16U)\ |\ (RCC\_CCIPR2\_SAI1SEL\_1\ |\ RCC\_CCIPR2\_SAI1SEL\_0))\ \ }}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI1SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI1SEL\_2)\ }}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CCIPR\_SAI1SEL)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI2\ \ \ \ \ \ (RCC\_CCIPR\_SAI1SEL\ |\ (RCC\_CCIPR\_SAI1SEL\_0\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_SAI1SEL\ |\ (RCC\_CCIPR\_SAI1SEL\_1\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_SAI1SEL\ |\ (RCC\_CCIPR\_SAI1SEL\ >>\ 16U))\ \ \ \ \ }}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00490\ }
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI2SEL)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ (RCC\_CCIPR2\_SAI2SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI2\ \ \ \ \ \ ((RCC\_CCIPR2\_SAI2SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI2SEL\_0)\ }}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI2SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI2SEL\_1)\ }}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI2SEL\ <<\ 16U)\ |\ (RCC\_CCIPR2\_SAI2SEL\_1\ |\ RCC\_CCIPR2\_SAI2SEL\_0))\ \ }}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ ((RCC\_CCIPR2\_SAI2SEL\ <<\ 16U)\ |\ RCC\_CCIPR2\_SAI2SEL\_2)\ }}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CCIPR\_SAI2SEL)}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ RCC\_CCIPR\_SAI2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI2\ \ \ \ \ \ (RCC\_CCIPR\_SAI2SEL\ |\ (RCC\_CCIPR\_SAI2SEL\_0\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_SAI2SEL\ |\ (RCC\_CCIPR\_SAI2SEL\_1\ >>\ 16U))\ \ \ }}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_SAI2SEL\ |\ (RCC\_CCIPR\_SAI2SEL\ >>\ 16U))\ \ \ \ \ }}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_KERNELCLKSOURCE\_48CLK\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_KERNELCLKSOURCE\_PLLP\ \ \ RCC\_CCIPR2\_SDMMCSEL\ \ }}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00519\ }
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\_HSI48\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\_NONE\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\_PLLSAI1\ \ \ \ RCC\_CCIPR\_CLK48SEL\_0\ }}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1\ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ \ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_0\ }}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1\ }}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ \ \ }}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_0\ }}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1\ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ \ \ }}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_PLLSAI1\ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_0\ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)\ \&\&\ !defined(LTDC)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_PLLSAI2\ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_1\ \ \ }}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\ \ \ \ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ 0x30000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SWPMI1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_SWPMI1SEL\ \ }}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00605\ }
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_SAI1\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_HSI\ \ RCC\_CCIPR2\_ADFSDM1SEL\_0\ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_MSI\ \ RCC\_CCIPR2\_ADFSDM1SEL\_1\ }}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_ADFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00618\ }
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR2\_DFSDM1SEL\ }}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_DFSDM1SEL\ \ }}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00633\ }
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PHY\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_DSISEL\ \ \ \ \ }}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00644\ }
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV2\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV4\ \ RCC\_CCIPR2\_PLLSAI2DIVR\_0\ }}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV8\ \ RCC\_CCIPR2\_PLLSAI2DIVR\_1\ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV16\ RCC\_CCIPR2\_PLLSAI2DIVR\ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ LL\_RCC\_OCTOSPI\_CLKSOURCE\_SYSCLK\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ LL\_RCC\_OCTOSPI\_CLKSOURCE\_MSI\ \ \ \ \ \ \ RCC\_CCIPR2\_OSPISEL\_0\ \ }}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ LL\_RCC\_OCTOSPI\_CLKSOURCE\_PLL\ \ \ \ \ \ \ RCC\_CCIPR2\_OSPISEL\_1\ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00669\ }
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_USART3SEL)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART3\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART3SEL\ }}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_USART3SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART4SEL)\ ||\ defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART4SEL)}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART4\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\ }}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ LL\_RCC\_UART5\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\ }}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART5SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_UART4SEL\ ||\ RCC\_CCIPR\_UART5SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00696\ }
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C1SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C1SEL\ >>\ RCC\_CCIPR\_I2C1SEL\_Pos))\ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_I2C2SEL)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C2SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C2SEL\ >>\ RCC\_CCIPR\_I2C2SEL\_Pos))\ }}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_I2C2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR\_I2C3SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR\_I2C3SEL\ >>\ RCC\_CCIPR\_I2C3SEL\_Pos))\ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_I2C4SEL)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C4\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)RCC\_OFFSET\_CCIPR2\ <<\ 24U)\ |\ ((uint32\_t)RCC\_CCIPR2\_I2C4SEL\_Pos\ <<\ 16U)\ |\ (RCC\_CCIPR2\_I2C4SEL\ >>\ RCC\_CCIPR2\_I2C4SEL\_Pos))\ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_I2C4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_SAI1SEL)\ ||\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI1SEL\ }}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\ }}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI2SEL)}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI2SEL\ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CCIPR\_SAI2SEL)}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI2SEL\ }}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_SAI1SEL\ ||\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00747\ }
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_KERNELCLKSOURCE\ \ \ \ \ \ RCC\_CCIPR2\_SDMMCSEL\ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00758\ }
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDMMC1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ }}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00767\ }
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x30000000U\ }}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SWPMI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SWPMI1SEL\ }}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00807\ }
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_CCIPR2\_ADFSDM1SEL\ }\textcolor{comment}{/*\ DFSDM1\ Audio\ Clock\ source\ selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_ADFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_DFSDM1SEL\ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_DFSDM1SEL\ }}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00831\ }
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_DSISEL\ \ \ \ \ \ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00841\ }
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_PLLSAI2DIVR\ }}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ }
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_RCC\_OCTOSPI\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_OSPISEL\ \ \ \ }}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00861\ }
\DoxyCodeLine{00862\ }
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32\ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_MSI\ \ }}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLM\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLM\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_0)\ \ \ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1)\ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR)\ \ \ \ \ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ }}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ }}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ }}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_0)\ \ }}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1)\ \ }}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ }}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2)\ \ }}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)\ }}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)\ }}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)\ }}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP)\ \ \ \ \ }}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00965\ }
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_0)\ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1)\ \ \ \ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ)\ \ \ \ \ \ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1)\ }}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1)\ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2)\ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1)\ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1M\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)\ }}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01001\ }
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1Q\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1Q\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1Q\_0)\ }}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1Q\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1Q\_1)\ }}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1Q\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1Q)\ \ \ }}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2)\ }}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2)\ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3)\ }}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2)\ }}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)\ }}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0)\ }}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1P\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1P)\ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1R\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1R\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1R\_0)\ }}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1R\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1R\_1)\ }}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI1R\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1R)\ \ \ }}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01067\ }
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1)\ }}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1)\ }}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2)\ }}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1)\ }}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2M\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)\ }}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01093\ }
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2Q\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2Q\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2Q\_0)\ }}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2Q\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2Q\_1)\ }}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2Q\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2Q)\ \ \ }}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01106\ }
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2)\ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2)\ }}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3)\ }}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2)\ }}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)\ }}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0)\ }}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2P\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2P)\ }}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2R\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2R\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2R\_0)\ }}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2R\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2R\_1)\ }}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2R\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2R)\ \ \ }}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_PLLSAI2DIVR)}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2DIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2DIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_PLLSAI2DIVR\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2DIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_PLLSAI2DIVR\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAI2DIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR2\_PLLSAI2DIVR\_1\ |\ RCC\_CCIPR2\_PLLSAI2DIVR\_0)\ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_PLLSAI2DIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01173\ }
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGESEL\_STANDBY\ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGESEL\_RUN\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSI\_PREDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSI\_PREDIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIPREDIV\ \ \ }}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_LSIPREDIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01193\ }
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK\ \ \ \ \ \ \ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM\_CLKSOURCE\_PCLK\ \ \ \ \ \ \ \ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_DFSDM1\_CLKSOURCE}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK\ \ \ \ \ \ \ LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK1}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(RCC-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01230\ }
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ReadReg(\_\_REG\_\_)\ READ\_REG(RCC-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{01279\ }
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLP\_\_)\ >>\ RCC\_PLLCFGR\_PLLPDIV\_Pos))}}
\DoxyCodeLine{01342\ }
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLP\_\_)\ ==\ LL\_RCC\_PLLP\_DIV\_7)\ ?\ 7U\ :\ 17U))}}
\DoxyCodeLine{01366\ }
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ\_\_)\ >>\ RCC\_PLLCFGR\_PLLQ\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01404\ }
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI1M\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLSAI1M\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI1P\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos))}}
\DoxyCodeLine{01466\ }
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI1P\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos))}}
\DoxyCodeLine{01519\ }
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI1P\_\_)\ ==\ LL\_RCC\_PLLSAI1P\_DIV\_7)\ ?\ 7U\ :\ 17U))}}
\DoxyCodeLine{01544\ }
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01546\ }
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI1M\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1Q\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLSAI1M\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01581\ }
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1Q\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01608\ }
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01610\ }
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_ADC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI1M\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLSAI1M\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01645\ }
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI1\_ADC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI1N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01672\ }
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01675\ }
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLSAI2M\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI2P\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos))}}
\DoxyCodeLine{01736\ }
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI2P\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos))}}
\DoxyCodeLine{01789\ }
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2P\_\_)\ ==\ LL\_RCC\_PLLSAI2P\_DIV\_7)\ ?\ 7U\ :\ 17U))}}
\DoxyCodeLine{01814\ }
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01816\ }
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_LTDC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2R\_\_,\ \_\_PLLSAI2DIVR\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INPUTFREQ\_\_)\ /\ (((\_\_PLLSAI2M\_\_)>>\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((((\_\_PLLSAI2R\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos\ )\ +\ 1U)\ <<\ 1U)\ *\ (2UL\ <<\ ((\_\_PLLSAI2DIVR\_\_)\ >>\ RCC\_CCIPR2\_PLLSAI2DIVR\_Pos))))}}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_ADC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos\ )\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01882\ }
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI2\_DSI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2Q\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INPUTFREQ\_\_)\ /\ ((((\_\_PLLSAI2M\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ +\ 1U))\ *\ (\_\_PLLSAI2N\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2Q\_\_)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2Q\_Pos)\ +\ 1U)\ <<\ 1U))}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01920\ }
\DoxyCodeLine{01921\ }
\DoxyCodeLine{01922\ }
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_AHBPRESCALER\_\_)\ ((\_\_SYSCLKFREQ\_\_)\ >>\ AHBPrescTable[((\_\_AHBPRESCALER\_\_)\ \&\ RCC\_CFGR\_HPRE)\ >>\ \ RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB1PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB1PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{01952\ }
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB2PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB2PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{01965\ }
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_MSI\_FREQ(\_\_MSISEL\_\_,\ \_\_MSIRANGE\_\_)\ \ \ (((\_\_MSISEL\_\_)\ ==\ LL\_RCC\_MSIRANGESEL\_STANDBY)\ ?\ \(\backslash\)}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (MSIRangeTable[(\_\_MSIRANGE\_\_)\ >>\ 8U])\ :\ \(\backslash\)}}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (MSIRangeTable[(\_\_MSIRANGE\_\_)\ >>\ 4U]))}}
\DoxyCodeLine{02001\ }
\DoxyCodeLine{02010\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02024\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02025\ \{}
\DoxyCodeLine{02026\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\_CR\_CSSON}});}
\DoxyCodeLine{02027\ \}}
\DoxyCodeLine{02028\ }
\DoxyCodeLine{02034\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02035\ \{}
\DoxyCodeLine{02036\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{02037\ \}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02044\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02045\ \{}
\DoxyCodeLine{02046\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{02047\ \}}
\DoxyCodeLine{02048\ }
\DoxyCodeLine{02054\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02055\ \{}
\DoxyCodeLine{02056\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{02057\ \}}
\DoxyCodeLine{02058\ }
\DoxyCodeLine{02064\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02065\ \{}
\DoxyCodeLine{02066\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{02067\ \}}
\DoxyCodeLine{02068\ }
\DoxyCodeLine{02074\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02075\ \{}
\DoxyCodeLine{02076\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02077\ \}}
\DoxyCodeLine{02078\ }
\DoxyCodeLine{02093\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_EnableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02094\ \{}
\DoxyCodeLine{02095\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{02096\ \}}
\DoxyCodeLine{02097\ }
\DoxyCodeLine{02103\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_DisableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02104\ \{}
\DoxyCodeLine{02105\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{02106\ \}}
\DoxyCodeLine{02107\ }
\DoxyCodeLine{02113\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_IsEnabledInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02114\ \{}
\DoxyCodeLine{02115\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02116\ \}}
\DoxyCodeLine{02117\ }
\DoxyCodeLine{02123\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02124\ \{}
\DoxyCodeLine{02125\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{02126\ \}}
\DoxyCodeLine{02127\ }
\DoxyCodeLine{02133\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02134\ \{}
\DoxyCodeLine{02135\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{02136\ \}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02143\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02144\ \{}
\DoxyCodeLine{02145\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02146\ \}}
\DoxyCodeLine{02147\ }
\DoxyCodeLine{02153\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_EnableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02154\ \{}
\DoxyCodeLine{02155\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{02156\ \}}
\DoxyCodeLine{02157\ }
\DoxyCodeLine{02163\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_DisableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02164\ \{}
\DoxyCodeLine{02165\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{02166\ \}}
\DoxyCodeLine{02174\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02175\ \{}
\DoxyCodeLine{02176\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\_ICSCR\_HSICAL}})\ >>\ RCC\_ICSCR\_HSICAL\_Pos);}
\DoxyCodeLine{02177\ \}}
\DoxyCodeLine{02178\ }
\DoxyCodeLine{02189\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{02190\ \{}
\DoxyCodeLine{02191\ \ \ MODIFY\_REG(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}},\ Value\ <<\ RCC\_ICSCR\_HSITRIM\_Pos);}
\DoxyCodeLine{02192\ \}}
\DoxyCodeLine{02193\ }
\DoxyCodeLine{02200\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02201\ \{}
\DoxyCodeLine{02202\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}})\ >>\ RCC\_ICSCR\_HSITRIM\_Pos);}
\DoxyCodeLine{02203\ \}}
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{02219\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI48\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02220\ \{}
\DoxyCodeLine{02221\ \ \ SET\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON);}
\DoxyCodeLine{02222\ \}}
\DoxyCodeLine{02223\ }
\DoxyCodeLine{02229\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI48\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02230\ \{}
\DoxyCodeLine{02231\ \ \ CLEAR\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON);}
\DoxyCodeLine{02232\ \}}
\DoxyCodeLine{02233\ }
\DoxyCodeLine{02239\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI48\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02240\ \{}
\DoxyCodeLine{02241\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48RDY)\ ==\ RCC\_CRRCR\_HSI48RDY)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02242\ \}}
\DoxyCodeLine{02243\ }
\DoxyCodeLine{02249\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI48\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02250\ \{}
\DoxyCodeLine{02251\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48CAL)\ >>\ RCC\_CRRCR\_HSI48CAL\_Pos);}
\DoxyCodeLine{02252\ \}}
\DoxyCodeLine{02253\ }
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02258\ }
\DoxyCodeLine{02268\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02269\ \{}
\DoxyCodeLine{02270\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{02271\ \}}
\DoxyCodeLine{02272\ }
\DoxyCodeLine{02278\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02279\ \{}
\DoxyCodeLine{02280\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{02281\ \}}
\DoxyCodeLine{02282\ }
\DoxyCodeLine{02288\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02289\ \{}
\DoxyCodeLine{02290\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{02291\ \}}
\DoxyCodeLine{02292\ }
\DoxyCodeLine{02298\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02299\ \{}
\DoxyCodeLine{02300\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{02301\ \}}
\DoxyCodeLine{02302\ }
\DoxyCodeLine{02314\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_SetDriveCapability(uint32\_t\ LSEDrive)}
\DoxyCodeLine{02315\ \{}
\DoxyCodeLine{02316\ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ LSEDrive);}
\DoxyCodeLine{02317\ \}}
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02328\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_GetDriveCapability(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02329\ \{}
\DoxyCodeLine{02330\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV));}
\DoxyCodeLine{02331\ \}}
\DoxyCodeLine{02332\ }
\DoxyCodeLine{02338\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02339\ \{}
\DoxyCodeLine{02340\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSECSSON);}
\DoxyCodeLine{02341\ \}}
\DoxyCodeLine{02342\ }
\DoxyCodeLine{02350\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02351\ \{}
\DoxyCodeLine{02352\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSECSSON);}
\DoxyCodeLine{02353\ \}}
\DoxyCodeLine{02354\ }
\DoxyCodeLine{02360\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02361\ \{}
\DoxyCodeLine{02362\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSERDY)\ ==\ RCC\_BDCR\_LSERDY)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02363\ \}}
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02370\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_IsCSSDetected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02371\ \{}
\DoxyCodeLine{02372\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSECSSD)\ ==\ RCC\_BDCR\_LSECSSD)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02373\ \}}
\DoxyCodeLine{02374\ }
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{02383\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02384\ \{}
\DoxyCodeLine{02385\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSESYSDIS);}
\DoxyCodeLine{02386\ \}}
\DoxyCodeLine{02387\ }
\DoxyCodeLine{02394\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02395\ \{}
\DoxyCodeLine{02396\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSESYSDIS);}
\DoxyCodeLine{02397\ \}}
\DoxyCodeLine{02398\ }
\DoxyCodeLine{02404\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_IsPropagationEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02405\ \{}
\DoxyCodeLine{02406\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSESYSDIS)\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02407\ \}}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSESYSDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02422\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02423\ \{}
\DoxyCodeLine{02424\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{02425\ \}}
\DoxyCodeLine{02426\ }
\DoxyCodeLine{02432\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02433\ \{}
\DoxyCodeLine{02434\ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{02435\ \}}
\DoxyCodeLine{02436\ }
\DoxyCodeLine{02442\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02443\ \{}
\DoxyCodeLine{02444\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSIRDY)\ ==\ RCC\_CSR\_LSIRDY)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02445\ \}}
\DoxyCodeLine{02446\ }
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{02456\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_SetPrediv(uint32\_t\ LSI\_PREDIV)}
\DoxyCodeLine{02457\ \{}
\DoxyCodeLine{02458\ \ \ MODIFY\_REG(RCC-\/>CSR,\ RCC\_CSR\_LSIPREDIV,\ LSI\_PREDIV);}
\DoxyCodeLine{02459\ \}}
\DoxyCodeLine{02460\ }
\DoxyCodeLine{02468\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSI\_GetPrediv(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02469\ \{}
\DoxyCodeLine{02470\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSIPREDIV));}
\DoxyCodeLine{02471\ \}}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_LSIPREDIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02473\ }
\DoxyCodeLine{02487\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02488\ \{}
\DoxyCodeLine{02489\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{02490\ \}}
\DoxyCodeLine{02491\ }
\DoxyCodeLine{02497\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02498\ \{}
\DoxyCodeLine{02499\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{02500\ \}}
\DoxyCodeLine{02501\ }
\DoxyCodeLine{02507\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02508\ \{}
\DoxyCodeLine{02509\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02510\ \}}
\DoxyCodeLine{02511\ }
\DoxyCodeLine{02521\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_EnablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02522\ \{}
\DoxyCodeLine{02523\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{02524\ \}}
\DoxyCodeLine{02525\ }
\DoxyCodeLine{02533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_DisablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02534\ \{}
\DoxyCodeLine{02535\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{02536\ \}}
\DoxyCodeLine{02537\ }
\DoxyCodeLine{02546\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_EnableRangeSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02547\ \{}
\DoxyCodeLine{02548\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}});}
\DoxyCodeLine{02549\ \}}
\DoxyCodeLine{02550\ }
\DoxyCodeLine{02556\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_IsEnabledRangeSelect(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02557\ \{}
\DoxyCodeLine{02558\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02559\ \}}
\DoxyCodeLine{02560\ }
\DoxyCodeLine{02579\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetRange(uint32\_t\ Range)}
\DoxyCodeLine{02580\ \{}
\DoxyCodeLine{02581\ \ \ MODIFY\_REG(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}},\ Range);}
\DoxyCodeLine{02582\ \}}
\DoxyCodeLine{02583\ }
\DoxyCodeLine{02601\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_GetRange(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02602\ \{}
\DoxyCodeLine{02603\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}}));}
\DoxyCodeLine{02604\ \}}
\DoxyCodeLine{02605\ }
\DoxyCodeLine{02616\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetRangeAfterStandby(uint32\_t\ Range)}
\DoxyCodeLine{02617\ \{}
\DoxyCodeLine{02618\ \ \ MODIFY\_REG(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE,\ Range);}
\DoxyCodeLine{02619\ \}}
\DoxyCodeLine{02620\ }
\DoxyCodeLine{02630\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_GetRangeAfterStandby(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02631\ \{}
\DoxyCodeLine{02632\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_MSISRANGE));}
\DoxyCodeLine{02633\ \}}
\DoxyCodeLine{02634\ }
\DoxyCodeLine{02642\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02643\ \{}
\DoxyCodeLine{02644\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18406d77831ffad4799394913ca472c}{RCC\_ICSCR\_MSICAL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\_ICSCR\_MSICAL\_Pos}});}
\DoxyCodeLine{02645\ \}}
\DoxyCodeLine{02646\ }
\DoxyCodeLine{02654\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{02655\ \{}
\DoxyCodeLine{02656\ \ \ MODIFY\_REG(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}},\ Value\ <<\ RCC\_ICSCR\_MSITRIM\_Pos);}
\DoxyCodeLine{02657\ \}}
\DoxyCodeLine{02658\ }
\DoxyCodeLine{02664\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_MSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02665\ \{}
\DoxyCodeLine{02666\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>ICSCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}})\ >>\ RCC\_ICSCR\_MSITRIM\_Pos);}
\DoxyCodeLine{02667\ \}}
\DoxyCodeLine{02668\ }
\DoxyCodeLine{02682\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02683\ \{}
\DoxyCodeLine{02684\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSCOEN);}
\DoxyCodeLine{02685\ \}}
\DoxyCodeLine{02686\ }
\DoxyCodeLine{02692\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02693\ \{}
\DoxyCodeLine{02694\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSCOEN);}
\DoxyCodeLine{02695\ \}}
\DoxyCodeLine{02696\ }
\DoxyCodeLine{02705\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_SetSource(uint32\_t\ Source)}
\DoxyCodeLine{02706\ \{}
\DoxyCodeLine{02707\ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSCOSEL,\ Source);}
\DoxyCodeLine{02708\ \}}
\DoxyCodeLine{02709\ }
\DoxyCodeLine{02717\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSCO\_GetSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02718\ \{}
\DoxyCodeLine{02719\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSCOSEL));}
\DoxyCodeLine{02720\ \}}
\DoxyCodeLine{02721\ }
\DoxyCodeLine{02740\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSysClkSource(uint32\_t\ Source)}
\DoxyCodeLine{02741\ \{}
\DoxyCodeLine{02742\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ Source);}
\DoxyCodeLine{02743\ \}}
\DoxyCodeLine{02744\ }
\DoxyCodeLine{02754\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02755\ \{}
\DoxyCodeLine{02756\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{02757\ \}}
\DoxyCodeLine{02758\ }
\DoxyCodeLine{02774\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{02775\ \{}
\DoxyCodeLine{02776\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ Prescaler);}
\DoxyCodeLine{02777\ \}}
\DoxyCodeLine{02778\ }
\DoxyCodeLine{02790\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB1Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{02791\ \{}
\DoxyCodeLine{02792\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ Prescaler);}
\DoxyCodeLine{02793\ \}}
\DoxyCodeLine{02794\ }
\DoxyCodeLine{02806\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB2Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{02807\ \{}
\DoxyCodeLine{02808\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ Prescaler);}
\DoxyCodeLine{02809\ \}}
\DoxyCodeLine{02810\ }
\DoxyCodeLine{02825\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02826\ \{}
\DoxyCodeLine{02827\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{02828\ \}}
\DoxyCodeLine{02829\ }
\DoxyCodeLine{02840\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02841\ \{}
\DoxyCodeLine{02842\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{02843\ \}}
\DoxyCodeLine{02844\ }
\DoxyCodeLine{02855\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02856\ \{}
\DoxyCodeLine{02857\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{02858\ \}}
\DoxyCodeLine{02859\ }
\DoxyCodeLine{02868\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetClkAfterWakeFromStop(uint32\_t\ Clock)}
\DoxyCodeLine{02869\ \{}
\DoxyCodeLine{02870\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}},\ Clock);}
\DoxyCodeLine{02871\ \}}
\DoxyCodeLine{02872\ }
\DoxyCodeLine{02880\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetClkAfterWakeFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02881\ \{}
\DoxyCodeLine{02882\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}));}
\DoxyCodeLine{02883\ \}}
\DoxyCodeLine{02884\ }
\DoxyCodeLine{02917\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ConfigMCO(uint32\_t\ MCOxSource,\ uint32\_t\ MCOxPrescaler)}
\DoxyCodeLine{02918\ \{}
\DoxyCodeLine{02919\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\_CFGR\_MCOSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\_CFGR\_MCOPRE}},\ MCOxSource\ |\ MCOxPrescaler);}
\DoxyCodeLine{02920\ \}}
\DoxyCodeLine{02921\ }
\DoxyCodeLine{02950\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSARTClockSource(uint32\_t\ USARTxSource)}
\DoxyCodeLine{02951\ \{}
\DoxyCodeLine{02952\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ (USARTxSource\ >>\ 16U),\ (USARTxSource\ \&\ 0x0000FFFFU));}
\DoxyCodeLine{02953\ \}}
\DoxyCodeLine{02954\ }
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#if\ defined(UART4)\ ||\ defined(UART5)}}
\DoxyCodeLine{02970\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUARTClockSource(uint32\_t\ UARTxSource)}
\DoxyCodeLine{02971\ \{}
\DoxyCodeLine{02972\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ (UARTxSource\ >>\ 16U),\ (UARTxSource\ \&\ 0x0000FFFFU));}
\DoxyCodeLine{02973\ \}}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ ||\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02975\ }
\DoxyCodeLine{02986\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPUARTClockSource(uint32\_t\ LPUARTxSource)}
\DoxyCodeLine{02987\ \{}
\DoxyCodeLine{02988\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPUART1SEL,\ LPUARTxSource);}
\DoxyCodeLine{02989\ \}}
\DoxyCodeLine{02990\ }
\DoxyCodeLine{03011\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2CClockSource(uint32\_t\ I2CxSource)}
\DoxyCodeLine{03012\ \{}
\DoxyCodeLine{03013\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *reg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(uint32\_t)(RCC\_BASE\ +\ 0x88U\ +\ (I2CxSource\ >>\ 24U));}
\DoxyCodeLine{03014\ \ \ MODIFY\_REG(*reg,\ 3UL\ <<\ ((I2CxSource\ \&\ 0x001F0000U)\ >>\ 16U),\ ((I2CxSource\ \&\ 0x000000FFU)\ <<\ ((I2CxSource\ \&\ 0x001F0000U)\ >>\ 16U)));}
\DoxyCodeLine{03015\ \}}
\DoxyCodeLine{03016\ }
\DoxyCodeLine{03031\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPTIMClockSource(uint32\_t\ LPTIMxSource)}
\DoxyCodeLine{03032\ \{}
\DoxyCodeLine{03033\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ (LPTIMxSource\ \&\ 0xFFFF0000U),\ (LPTIMxSource\ <<\ 16U));}
\DoxyCodeLine{03034\ \}}
\DoxyCodeLine{03035\ }
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_SAI1SEL)\ ||\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{03057\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSAIClockSource(uint32\_t\ SAIxSource)}
\DoxyCodeLine{03058\ \{}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{03060\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ (SAIxSource\ >>\ 16U),\ (SAIxSource\ \&\ 0x0000FFFFU));}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03062\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ (SAIxSource\ \&\ 0xFFFF0000U),\ (SAIxSource\ <<\ 16U));}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03064\ \}}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_SAI1SEL\ ||\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03066\ }
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{03078\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSDMMCKernelClockSource(uint32\_t\ SDMMCxSource)}
\DoxyCodeLine{03079\ \{}
\DoxyCodeLine{03080\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SDMMCSEL,\ SDMMCxSource);}
\DoxyCodeLine{03081\ \}}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03083\ }
\DoxyCodeLine{03097\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSDMMCClockSource(uint32\_t\ SDMMCxSource)}
\DoxyCodeLine{03098\ \{}
\DoxyCodeLine{03099\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ SDMMCxSource);}
\DoxyCodeLine{03100\ \}}
\DoxyCodeLine{03101\ }
\DoxyCodeLine{03115\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRNGClockSource(uint32\_t\ RNGxSource)}
\DoxyCodeLine{03116\ \{}
\DoxyCodeLine{03117\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ RNGxSource);}
\DoxyCodeLine{03118\ \}}
\DoxyCodeLine{03119\ }
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{03134\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSBClockSource(uint32\_t\ USBxSource)}
\DoxyCodeLine{03135\ \{}
\DoxyCodeLine{03136\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ USBxSource);}
\DoxyCodeLine{03137\ \}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03139\ }
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{03153\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetADCClockSource(uint32\_t\ ADCxSource)}
\DoxyCodeLine{03154\ \{}
\DoxyCodeLine{03155\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADCSEL,\ ADCxSource);}
\DoxyCodeLine{03156\ \}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03158\ }
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03168\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSWPMIClockSource(uint32\_t\ SWPMIxSource)}
\DoxyCodeLine{03169\ \{}
\DoxyCodeLine{03170\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_SWPMI1SEL,\ SWPMIxSource);}
\DoxyCodeLine{03171\ \}}
\DoxyCodeLine{03172\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03173\ }
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{03185\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMAudioClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03186\ \{}
\DoxyCodeLine{03187\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_ADFSDM1SEL,\ Source);}
\DoxyCodeLine{03188\ \}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_ADFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03190\ }
\DoxyCodeLine{03203\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMClockSource(uint32\_t\ DFSDMxSource)}
\DoxyCodeLine{03204\ \{}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{03206\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DFSDM1SEL,\ DFSDMxSource);}
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03208\ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_DFSDM1SEL,\ DFSDMxSource);}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03210\ \}}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03212\ }
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03222\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDSIClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03223\ \{}
\DoxyCodeLine{03224\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DSISEL,\ Source);}
\DoxyCodeLine{03225\ \}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03227\ }
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03239\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLTDCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03240\ \{}
\DoxyCodeLine{03241\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_PLLSAI2DIVR,\ Source);}
\DoxyCodeLine{03242\ \}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03244\ }
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{03255\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetOCTOSPIClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03256\ \{}
\DoxyCodeLine{03257\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_OSPISEL,\ Source);}
\DoxyCodeLine{03258\ \}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03260\ }
\DoxyCodeLine{03286\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetUSARTClockSource(uint32\_t\ USARTx)}
\DoxyCodeLine{03287\ \{}
\DoxyCodeLine{03288\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ USARTx)\ |\ (USARTx\ <<\ 16U));}
\DoxyCodeLine{03289\ \}}
\DoxyCodeLine{03290\ }
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#if\ defined(UART4)\ ||\ defined(UART5)}}
\DoxyCodeLine{03308\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetUARTClockSource(uint32\_t\ UARTx)}
\DoxyCodeLine{03309\ \{}
\DoxyCodeLine{03310\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ UARTx)\ |\ (UARTx\ <<\ 16U));}
\DoxyCodeLine{03311\ \}}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ ||\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03313\ }
\DoxyCodeLine{03325\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetLPUARTClockSource(uint32\_t\ LPUARTx)}
\DoxyCodeLine{03326\ \{}
\DoxyCodeLine{03327\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ LPUARTx));}
\DoxyCodeLine{03328\ \}}
\DoxyCodeLine{03329\ }
\DoxyCodeLine{03356\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetI2CClockSource(uint32\_t\ I2Cx)}
\DoxyCodeLine{03357\ \{}
\DoxyCodeLine{03358\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ *reg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(uint32\_t)(RCC\_BASE\ +\ 0x88U\ +\ (I2Cx\ >>\ 24U));}
\DoxyCodeLine{03359\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(*reg,\ 3UL\ <<\ ((I2Cx\ \&\ 0x001F0000U)\ >>\ 16U))\ >>\ ((I2Cx\ \&\ 0x001F0000U)\ >>\ 16U))\ |\ (I2Cx\ \&\ 0xFFFF0000U));}
\DoxyCodeLine{03360\ \}}
\DoxyCodeLine{03361\ }
\DoxyCodeLine{03378\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetLPTIMClockSource(uint32\_t\ LPTIMx)}
\DoxyCodeLine{03379\ \{}
\DoxyCodeLine{03380\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(RCC-\/>CCIPR,\ LPTIMx)\ >>\ 16U)\ |\ LPTIMx);}
\DoxyCodeLine{03381\ \}}
\DoxyCodeLine{03382\ }
\DoxyCodeLine{03383\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_SAI1SEL)\ ||\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{03408\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSAIClockSource(uint32\_t\ SAIx)}
\DoxyCodeLine{03409\ \{}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{03411\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ SAIx)\ |\ (SAIx\ <<\ 16U));}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03413\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ SAIx)\ >>\ 16U\ |\ SAIx);}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03415\ \}}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_SAI1SEL\ ||\ RCC\_CCIPR2\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03417\ }
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{03431\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSDMMCKernelClockSource(uint32\_t\ SDMMCx)}
\DoxyCodeLine{03432\ \{}
\DoxyCodeLine{03433\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ SDMMCx));}
\DoxyCodeLine{03434\ \}}
\DoxyCodeLine{03435\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03436\ }
\DoxyCodeLine{03451\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSDMMCClockSource(uint32\_t\ SDMMCx)}
\DoxyCodeLine{03452\ \{}
\DoxyCodeLine{03453\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ SDMMCx));}
\DoxyCodeLine{03454\ \}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03456\ }
\DoxyCodeLine{03471\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRNGClockSource(uint32\_t\ RNGx)}
\DoxyCodeLine{03472\ \{}
\DoxyCodeLine{03473\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ RNGx));}
\DoxyCodeLine{03474\ \}}
\DoxyCodeLine{03475\ }
\DoxyCodeLine{03476\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{03491\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetUSBClockSource(uint32\_t\ USBx)}
\DoxyCodeLine{03492\ \{}
\DoxyCodeLine{03493\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ USBx));}
\DoxyCodeLine{03494\ \}}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03496\ }
\DoxyCodeLine{03510\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetADCClockSource(uint32\_t\ ADCx)}
\DoxyCodeLine{03511\ \{}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{03513\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ ADCx));}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03515\ \ \ (void)ADCx;\ \ \textcolor{comment}{/*\ unused\ */}}
\DoxyCodeLine{03516\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADCEN)\ !=\ 0U)\ ?\ LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK\ :\ LL\_RCC\_ADC\_CLKSOURCE\_NONE);}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03518\ \}}
\DoxyCodeLine{03519\ }
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{03530\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSWPMIClockSource(uint32\_t\ SPWMIx)}
\DoxyCodeLine{03531\ \{}
\DoxyCodeLine{03532\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ SPWMIx));}
\DoxyCodeLine{03533\ \}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03535\ }
\DoxyCodeLine{03536\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{03548\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMAudioClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03549\ \{}
\DoxyCodeLine{03550\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ DFSDMx));}
\DoxyCodeLine{03551\ \}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_ADFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03553\ }
\DoxyCodeLine{03567\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03568\ \{}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{03570\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ DFSDMx));}
\DoxyCodeLine{03571\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03572\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ DFSDMx));}
\DoxyCodeLine{03573\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03574\ \}}
\DoxyCodeLine{03575\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03576\ }
\DoxyCodeLine{03577\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{03587\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDSIClockSource(uint32\_t\ DSIx)}
\DoxyCodeLine{03588\ \{}
\DoxyCodeLine{03589\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ DSIx));}
\DoxyCodeLine{03590\ \}}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03592\ }
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{03605\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetLTDCClockSource(uint32\_t\ LTDCx)}
\DoxyCodeLine{03606\ \{}
\DoxyCodeLine{03607\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ LTDCx));}
\DoxyCodeLine{03608\ \}}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03610\ }
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{03622\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetOCTOSPIClockSource(uint32\_t\ OCTOSPIx)}
\DoxyCodeLine{03623\ \{}
\DoxyCodeLine{03624\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ OCTOSPIx));}
\DoxyCodeLine{03625\ \}}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03648\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03649\ \{}
\DoxyCodeLine{03650\ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ Source);}
\DoxyCodeLine{03651\ \}}
\DoxyCodeLine{03652\ }
\DoxyCodeLine{03662\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03663\ \{}
\DoxyCodeLine{03664\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL));}
\DoxyCodeLine{03665\ \}}
\DoxyCodeLine{03666\ }
\DoxyCodeLine{03672\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03673\ \{}
\DoxyCodeLine{03674\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{03675\ \}}
\DoxyCodeLine{03676\ }
\DoxyCodeLine{03682\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03683\ \{}
\DoxyCodeLine{03684\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{03685\ \}}
\DoxyCodeLine{03686\ }
\DoxyCodeLine{03692\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03693\ \{}
\DoxyCodeLine{03694\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)\ ==\ RCC\_BDCR\_RTCEN)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03695\ \}}
\DoxyCodeLine{03696\ }
\DoxyCodeLine{03702\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03703\ \{}
\DoxyCodeLine{03704\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{03705\ \}}
\DoxyCodeLine{03706\ }
\DoxyCodeLine{03712\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03713\ \{}
\DoxyCodeLine{03714\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{03715\ \}}
\DoxyCodeLine{03716\ }
\DoxyCodeLine{03731\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03732\ \{}
\DoxyCodeLine{03733\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{03734\ \}}
\DoxyCodeLine{03735\ }
\DoxyCodeLine{03742\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03743\ \{}
\DoxyCodeLine{03744\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{03745\ \}}
\DoxyCodeLine{03746\ }
\DoxyCodeLine{03752\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03753\ \{}
\DoxyCodeLine{03754\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03755\ \}}
\DoxyCodeLine{03756\ }
\DoxyCodeLine{03798\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{03799\ \{}
\DoxyCodeLine{03800\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{03801\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ PLLR);}
\DoxyCodeLine{03802\ \}}
\DoxyCodeLine{03803\ }
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03905\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03906\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{03907\ \{}
\DoxyCodeLine{03908\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{03909\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLPDIV,}
\DoxyCodeLine{03910\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ PLLP);}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03912\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLP,}
\DoxyCodeLine{03913\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ PLLP);}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03915\ \}}
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03917\ }
\DoxyCodeLine{03960\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{03961\ \{}
\DoxyCodeLine{03962\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLQ,}
\DoxyCodeLine{03963\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ PLLQ);}
\DoxyCodeLine{03964\ \}}
\DoxyCodeLine{03965\ }
\DoxyCodeLine{03976\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SetMainSource(uint32\_t\ PLLSource)}
\DoxyCodeLine{03977\ \{}
\DoxyCodeLine{03978\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ PLLSource);}
\DoxyCodeLine{03979\ \}}
\DoxyCodeLine{03980\ }
\DoxyCodeLine{03990\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03991\ \{}
\DoxyCodeLine{03992\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC));}
\DoxyCodeLine{03993\ \}}
\DoxyCodeLine{03994\ }
\DoxyCodeLine{04000\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04001\ \{}
\DoxyCodeLine{04002\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLN)\ >>\ \ RCC\_PLLCFGR\_PLLN\_Pos);}
\DoxyCodeLine{04003\ \}}
\DoxyCodeLine{04004\ }
\DoxyCodeLine{04005\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{04006\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04043\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04044\ \{}
\DoxyCodeLine{04045\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLPDIV));}
\DoxyCodeLine{04046\ \}}
\DoxyCodeLine{04047\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04056\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04057\ \{}
\DoxyCodeLine{04058\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLP));}
\DoxyCodeLine{04059\ \}}
\DoxyCodeLine{04060\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04062\ }
\DoxyCodeLine{04073\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04074\ \{}
\DoxyCodeLine{04075\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQ));}
\DoxyCodeLine{04076\ \}}
\DoxyCodeLine{04077\ }
\DoxyCodeLine{04088\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04089\ \{}
\DoxyCodeLine{04090\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLR));}
\DoxyCodeLine{04091\ \}}
\DoxyCodeLine{04092\ }
\DoxyCodeLine{04116\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04117\ \{}
\DoxyCodeLine{04118\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{04119\ \}}
\DoxyCodeLine{04120\ }
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{04127\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04128\ \{}
\DoxyCodeLine{04129\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLPEN);}
\DoxyCodeLine{04130\ \}}
\DoxyCodeLine{04131\ }
\DoxyCodeLine{04141\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04142\ \{}
\DoxyCodeLine{04143\ \ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLPEN);}
\DoxyCodeLine{04144\ \}}
\DoxyCodeLine{04145\ }
\DoxyCodeLine{04151\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04152\ \{}
\DoxyCodeLine{04153\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLPEN)\ ==\ (RCC\_PLLCFGR\_PLLPEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04154\ \}}
\DoxyCodeLine{04155\ }
\DoxyCodeLine{04156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLP\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04157\ }
\DoxyCodeLine{04163\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04164\ \{}
\DoxyCodeLine{04165\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQEN);}
\DoxyCodeLine{04166\ \}}
\DoxyCodeLine{04167\ }
\DoxyCodeLine{04177\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04178\ \{}
\DoxyCodeLine{04179\ \ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQEN);}
\DoxyCodeLine{04180\ \}}
\DoxyCodeLine{04181\ }
\DoxyCodeLine{04187\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04188\ \{}
\DoxyCodeLine{04189\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQEN)\ ==\ (RCC\_PLLCFGR\_PLLQEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04190\ \}}
\DoxyCodeLine{04191\ }
\DoxyCodeLine{04197\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04198\ \{}
\DoxyCodeLine{04199\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLREN);}
\DoxyCodeLine{04200\ \}}
\DoxyCodeLine{04201\ }
\DoxyCodeLine{04211\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04212\ \{}
\DoxyCodeLine{04213\ \ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLREN);}
\DoxyCodeLine{04214\ \}}
\DoxyCodeLine{04215\ }
\DoxyCodeLine{04221\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04222\ \{}
\DoxyCodeLine{04223\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLREN)\ ==\ (RCC\_PLLCFGR\_PLLREN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04224\ \}}
\DoxyCodeLine{04225\ }
\DoxyCodeLine{04230\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{04240\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04241\ \{}
\DoxyCodeLine{04242\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bc2db1b1f4c7ac0cfe6d20cca83dad}{RCC\_CR\_PLLSAI1ON}});}
\DoxyCodeLine{04243\ \}}
\DoxyCodeLine{04244\ }
\DoxyCodeLine{04250\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04251\ \{}
\DoxyCodeLine{04252\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bc2db1b1f4c7ac0cfe6d20cca83dad}{RCC\_CR\_PLLSAI1ON}});}
\DoxyCodeLine{04253\ \}}
\DoxyCodeLine{04254\ }
\DoxyCodeLine{04260\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04261\ \{}
\DoxyCodeLine{04262\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f945af02fdacbf4f32c4ee9879c608}{RCC\_CR\_PLLSAI1RDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f945af02fdacbf4f32c4ee9879c608}{RCC\_CR\_PLLSAI1RDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04263\ \}}
\DoxyCodeLine{04264\ }
\DoxyCodeLine{04265\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{04305\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{04306\ \{}
\DoxyCodeLine{04307\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{04308\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1M\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1Q,}
\DoxyCodeLine{04309\ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLM\ |\ (PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ PLLQ);}
\DoxyCodeLine{04310\ \}}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04344\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{04345\ \{}
\DoxyCodeLine{04346\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{04347\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1Q,\ PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos\ |\ PLLQ);}
\DoxyCodeLine{04348\ \}}
\DoxyCodeLine{04349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04350\ }
\DoxyCodeLine{04351\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04417\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{04418\ \{}
\DoxyCodeLine{04419\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{04420\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1M\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV,}
\DoxyCodeLine{04421\ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLM\ |\ (PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ PLLP);}
\DoxyCodeLine{04422\ \}}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04482\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{04483\ \{}
\DoxyCodeLine{04484\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{04485\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV,}
\DoxyCodeLine{04486\ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos\ |\ PLLP);}
\DoxyCodeLine{04487\ \}}
\DoxyCodeLine{04488\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04519\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{04520\ \{}
\DoxyCodeLine{04521\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{04522\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1P,\ PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos\ |\ PLLP);}
\DoxyCodeLine{04523\ \}}
\DoxyCodeLine{04524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ \&\&\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04525\ }
\DoxyCodeLine{04526\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{04566\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_ADC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04567\ \{}
\DoxyCodeLine{04568\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{04569\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1M\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R,}
\DoxyCodeLine{04570\ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLM\ |\ (PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ PLLR);}
\DoxyCodeLine{04571\ \}}
\DoxyCodeLine{04572\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04605\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_ConfigDomain\_ADC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04606\ \{}
\DoxyCodeLine{04607\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{04608\ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R,\ PLLN\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos\ |\ PLLR);}
\DoxyCodeLine{04609\ \}}
\DoxyCodeLine{04610\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04611\ }
\DoxyCodeLine{04617\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04618\ \{}
\DoxyCodeLine{04619\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N)\ >>\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos);}
\DoxyCodeLine{04620\ \}}
\DoxyCodeLine{04621\ }
\DoxyCodeLine{04622\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04659\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04660\ \{}
\DoxyCodeLine{04661\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV));}
\DoxyCodeLine{04662\ \}}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04672\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04673\ \{}
\DoxyCodeLine{04674\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1P));}
\DoxyCodeLine{04675\ \}}
\DoxyCodeLine{04676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04677\ }
\DoxyCodeLine{04688\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04689\ \{}
\DoxyCodeLine{04690\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1Q));}
\DoxyCodeLine{04691\ \}}
\DoxyCodeLine{04692\ }
\DoxyCodeLine{04703\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04704\ \{}
\DoxyCodeLine{04705\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1R));}
\DoxyCodeLine{04706\ \}}
\DoxyCodeLine{04707\ }
\DoxyCodeLine{04708\ \textcolor{preprocessor}{\#if\ \ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{04730\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04731\ \{}
\DoxyCodeLine{04732\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1M));}
\DoxyCodeLine{04733\ \}}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04735\ }
\DoxyCodeLine{04741\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04742\ \{}
\DoxyCodeLine{04743\ \ \ SET\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1PEN);}
\DoxyCodeLine{04744\ \}}
\DoxyCodeLine{04745\ }
\DoxyCodeLine{04753\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04754\ \{}
\DoxyCodeLine{04755\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1PEN);}
\DoxyCodeLine{04756\ \}}
\DoxyCodeLine{04757\ }
\DoxyCodeLine{04763\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04764\ \{}
\DoxyCodeLine{04765\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1PEN)\ ==\ (RCC\_PLLSAI1CFGR\_PLLSAI1PEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04766\ \}}
\DoxyCodeLine{04767\ }
\DoxyCodeLine{04773\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_EnableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04774\ \{}
\DoxyCodeLine{04775\ \ \ SET\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1QEN);}
\DoxyCodeLine{04776\ \}}
\DoxyCodeLine{04777\ }
\DoxyCodeLine{04785\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_DisableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04786\ \{}
\DoxyCodeLine{04787\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1QEN);}
\DoxyCodeLine{04788\ \}}
\DoxyCodeLine{04789\ }
\DoxyCodeLine{04795\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_IsEnabledDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04796\ \{}
\DoxyCodeLine{04797\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1QEN)\ ==\ (RCC\_PLLSAI1CFGR\_PLLSAI1QEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04798\ \}}
\DoxyCodeLine{04799\ }
\DoxyCodeLine{04805\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_EnableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04806\ \{}
\DoxyCodeLine{04807\ \ \ SET\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1REN);}
\DoxyCodeLine{04808\ \}}
\DoxyCodeLine{04809\ }
\DoxyCodeLine{04817\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI1\_DisableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04818\ \{}
\DoxyCodeLine{04819\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1REN);}
\DoxyCodeLine{04820\ \}}
\DoxyCodeLine{04821\ }
\DoxyCodeLine{04827\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI1\_IsEnabledDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04828\ \{}
\DoxyCodeLine{04829\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1REN)\ ==\ (RCC\_PLLSAI1CFGR\_PLLSAI1REN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04830\ \}}
\DoxyCodeLine{04831\ }
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04836\ }
\DoxyCodeLine{04837\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{04847\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04848\ \{}
\DoxyCodeLine{04849\ \ \ SET\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3af461cbbcf3a3adc706e13413606}{RCC\_CR\_PLLSAI2ON}});}
\DoxyCodeLine{04850\ \}}
\DoxyCodeLine{04851\ }
\DoxyCodeLine{04857\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04858\ \{}
\DoxyCodeLine{04859\ \ \ CLEAR\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3af461cbbcf3a3adc706e13413606}{RCC\_CR\_PLLSAI2ON}});}
\DoxyCodeLine{04860\ \}}
\DoxyCodeLine{04861\ }
\DoxyCodeLine{04867\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04868\ \{}
\DoxyCodeLine{04869\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f6984411778c7017c3fee82ecbede3}{RCC\_CR\_PLLSAI2RDY}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f6984411778c7017c3fee82ecbede3}{RCC\_CR\_PLLSAI2RDY}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04870\ \}}
\DoxyCodeLine{04871\ }
\DoxyCodeLine{04872\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{04938\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{04939\ \{}
\DoxyCodeLine{04940\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{04941\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV,}
\DoxyCodeLine{04942\ \ \ \ \ \ \ \ \ \ \ \ \ \ PLLM\ |\ (PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ PLLP);}
\DoxyCodeLine{04943\ \}}
\DoxyCodeLine{04944\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{05003\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{05004\ \{}
\DoxyCodeLine{05005\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{05006\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV,\ PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos\ |\ PLLP);}
\DoxyCodeLine{05007\ \}}
\DoxyCodeLine{05008\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05039\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{05040\ \{}
\DoxyCodeLine{05041\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{05042\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P,\ PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos\ |\ PLLP);}
\DoxyCodeLine{05043\ \}}
\DoxyCodeLine{05044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ \&\&\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05045\ }
\DoxyCodeLine{05046\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{05086\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_DSI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{05087\ \{}
\DoxyCodeLine{05088\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{05089\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2Q,}
\DoxyCodeLine{05090\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ PLLQ\ |\ PLLM);}
\DoxyCodeLine{05091\ \}}
\DoxyCodeLine{05092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05093\ }
\DoxyCodeLine{05094\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{05140\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_LTDC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,\ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{05141\ \{}
\DoxyCodeLine{05142\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{05143\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2R,}
\DoxyCodeLine{05144\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ PLLR\ |\ PLLM);}
\DoxyCodeLine{05145\ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_PLLSAI2DIVR,\ PLLDIVR);}
\DoxyCodeLine{05146\ \}}
\DoxyCodeLine{05147\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05180\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_ConfigDomain\_ADC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{05181\ \{}
\DoxyCodeLine{05182\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{05183\ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2R,\ PLLN\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos\ |\ PLLR);}
\DoxyCodeLine{05184\ \}}
\DoxyCodeLine{05185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05186\ }
\DoxyCodeLine{05192\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05193\ \{}
\DoxyCodeLine{05194\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2N)\ >>\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos);}
\DoxyCodeLine{05195\ \}}
\DoxyCodeLine{05196\ }
\DoxyCodeLine{05197\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{05234\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05235\ \{}
\DoxyCodeLine{05236\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV));}
\DoxyCodeLine{05237\ \}}
\DoxyCodeLine{05238\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05247\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05248\ \{}
\DoxyCodeLine{05249\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2P));}
\DoxyCodeLine{05250\ \}}
\DoxyCodeLine{05251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05252\ }
\DoxyCodeLine{05253\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{05264\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05265\ \{}
\DoxyCodeLine{05266\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2Q));}
\DoxyCodeLine{05267\ \}}
\DoxyCodeLine{05268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05269\ }
\DoxyCodeLine{05280\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05281\ \{}
\DoxyCodeLine{05282\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2R));}
\DoxyCodeLine{05283\ \}}
\DoxyCodeLine{05284\ }
\DoxyCodeLine{05285\ \textcolor{preprocessor}{\#if\ \ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{05307\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05308\ \{}
\DoxyCodeLine{05309\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2M));}
\DoxyCodeLine{05310\ \}}
\DoxyCodeLine{05311\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05312\ }
\DoxyCodeLine{05313\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_PLLSAI2DIVR)}}
\DoxyCodeLine{05324\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05325\ \{}
\DoxyCodeLine{05326\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_PLLSAI2DIVR));}
\DoxyCodeLine{05327\ \}}
\DoxyCodeLine{05328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_PLLSAI2DIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05329\ }
\DoxyCodeLine{05335\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05336\ \{}
\DoxyCodeLine{05337\ \ \ SET\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2PEN);}
\DoxyCodeLine{05338\ \}}
\DoxyCodeLine{05339\ }
\DoxyCodeLine{05347\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05348\ \{}
\DoxyCodeLine{05349\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2PEN);}
\DoxyCodeLine{05350\ \}}
\DoxyCodeLine{05351\ }
\DoxyCodeLine{05357\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05358\ \{}
\DoxyCodeLine{05359\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2PEN)\ ==\ (RCC\_PLLSAI2CFGR\_PLLSAI2PEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05360\ \}}
\DoxyCodeLine{05361\ }
\DoxyCodeLine{05362\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{05368\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_EnableDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05369\ \{}
\DoxyCodeLine{05370\ \ \ SET\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2QEN);}
\DoxyCodeLine{05371\ \}}
\DoxyCodeLine{05372\ }
\DoxyCodeLine{05380\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_DisableDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05381\ \{}
\DoxyCodeLine{05382\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2QEN);}
\DoxyCodeLine{05383\ \}}
\DoxyCodeLine{05384\ }
\DoxyCodeLine{05390\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_IsEnabledDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05391\ \{}
\DoxyCodeLine{05392\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2QEN)\ ==\ (RCC\_PLLSAI2CFGR\_PLLSAI2QEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05393\ \}}
\DoxyCodeLine{05394\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05395\ }
\DoxyCodeLine{05396\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{05402\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_EnableDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05403\ \{}
\DoxyCodeLine{05404\ \ \ SET\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{05405\ \}}
\DoxyCodeLine{05406\ }
\DoxyCodeLine{05414\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_DisableDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05415\ \{}
\DoxyCodeLine{05416\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{05417\ \}}
\DoxyCodeLine{05418\ }
\DoxyCodeLine{05424\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_IsEnabledDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05425\ \{}
\DoxyCodeLine{05426\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN)\ ==\ (RCC\_PLLSAI2CFGR\_PLLSAI2REN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05427\ \}}
\DoxyCodeLine{05428\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05434\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_EnableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05435\ \{}
\DoxyCodeLine{05436\ \ \ SET\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{05437\ \}}
\DoxyCodeLine{05438\ }
\DoxyCodeLine{05446\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI2\_DisableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05447\ \{}
\DoxyCodeLine{05448\ \ \ CLEAR\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{05449\ \}}
\DoxyCodeLine{05450\ }
\DoxyCodeLine{05456\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI2\_IsEnabledDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05457\ \{}
\DoxyCodeLine{05458\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2REN)\ ==\ (RCC\_PLLSAI2CFGR\_PLLSAI2REN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05459\ \}}
\DoxyCodeLine{05460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05461\ }
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05466\ }
\DoxyCodeLine{05467\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{05478\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_OCTOSPI1\_DelayConfig(uint32\_t\ Delay)}
\DoxyCodeLine{05479\ \{}
\DoxyCodeLine{05480\ \ \ MODIFY\_REG(RCC-\/>DLYCFGR,\ RCC\_DLYCFGR\_OCTOSPI1\_DLY,\ Delay);}
\DoxyCodeLine{05481\ \}}
\DoxyCodeLine{05482\ }
\DoxyCodeLine{05483\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{05490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_OCTOSPI2\_DelayConfig(uint32\_t\ Delay)}
\DoxyCodeLine{05491\ \{}
\DoxyCodeLine{05492\ \ \ MODIFY\_REG(RCC-\/>DLYCFGR,\ RCC\_DLYCFGR\_OCTOSPI2\_DLY,\ (Delay\ <<\ RCC\_DLYCFGR\_OCTOSPI2\_DLY\_Pos));}
\DoxyCodeLine{05493\ \}}
\DoxyCodeLine{05494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05495\ }
\DoxyCodeLine{05499\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05500\ }
\DoxyCodeLine{05510\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05511\ \{}
\DoxyCodeLine{05512\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_LSIRDYC);}
\DoxyCodeLine{05513\ \}}
\DoxyCodeLine{05514\ }
\DoxyCodeLine{05520\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05521\ \{}
\DoxyCodeLine{05522\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_LSERDYC);}
\DoxyCodeLine{05523\ \}}
\DoxyCodeLine{05524\ }
\DoxyCodeLine{05530\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05531\ \{}
\DoxyCodeLine{05532\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_MSIRDYC);}
\DoxyCodeLine{05533\ \}}
\DoxyCodeLine{05534\ }
\DoxyCodeLine{05540\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05541\ \{}
\DoxyCodeLine{05542\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_HSIRDYC);}
\DoxyCodeLine{05543\ \}}
\DoxyCodeLine{05544\ }
\DoxyCodeLine{05550\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05551\ \{}
\DoxyCodeLine{05552\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_HSERDYC);}
\DoxyCodeLine{05553\ \}}
\DoxyCodeLine{05554\ }
\DoxyCodeLine{05560\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05561\ \{}
\DoxyCodeLine{05562\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_PLLRDYC);}
\DoxyCodeLine{05563\ \}}
\DoxyCodeLine{05564\ }
\DoxyCodeLine{05565\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{05571\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05572\ \{}
\DoxyCodeLine{05573\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_HSI48RDYC);}
\DoxyCodeLine{05574\ \}}
\DoxyCodeLine{05575\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05576\ }
\DoxyCodeLine{05577\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{05583\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05584\ \{}
\DoxyCodeLine{05585\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_PLLSAI1RDYC);}
\DoxyCodeLine{05586\ \}}
\DoxyCodeLine{05587\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05588\ }
\DoxyCodeLine{05589\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{05595\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05596\ \{}
\DoxyCodeLine{05597\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_PLLSAI2RDYC);}
\DoxyCodeLine{05598\ \}}
\DoxyCodeLine{05599\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05600\ }
\DoxyCodeLine{05606\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05607\ \{}
\DoxyCodeLine{05608\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_CSSC);}
\DoxyCodeLine{05609\ \}}
\DoxyCodeLine{05610\ }
\DoxyCodeLine{05616\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05617\ \{}
\DoxyCodeLine{05618\ \ \ SET\_BIT(RCC-\/>CICR,\ RCC\_CICR\_LSECSSC);}
\DoxyCodeLine{05619\ \}}
\DoxyCodeLine{05620\ }
\DoxyCodeLine{05626\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05627\ \{}
\DoxyCodeLine{05628\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_LSIRDYF)\ ==\ RCC\_CIFR\_LSIRDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05629\ \}}
\DoxyCodeLine{05630\ }
\DoxyCodeLine{05636\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05637\ \{}
\DoxyCodeLine{05638\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_LSERDYF)\ ==\ RCC\_CIFR\_LSERDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05639\ \}}
\DoxyCodeLine{05640\ }
\DoxyCodeLine{05646\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05647\ \{}
\DoxyCodeLine{05648\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_MSIRDYF)\ ==\ RCC\_CIFR\_MSIRDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05649\ \}}
\DoxyCodeLine{05650\ }
\DoxyCodeLine{05656\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05657\ \{}
\DoxyCodeLine{05658\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_HSIRDYF)\ ==\ RCC\_CIFR\_HSIRDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05659\ \}}
\DoxyCodeLine{05660\ }
\DoxyCodeLine{05666\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05667\ \{}
\DoxyCodeLine{05668\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_HSERDYF)\ ==\ RCC\_CIFR\_HSERDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05669\ \}}
\DoxyCodeLine{05670\ }
\DoxyCodeLine{05676\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05677\ \{}
\DoxyCodeLine{05678\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_PLLRDYF)\ ==\ RCC\_CIFR\_PLLRDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05679\ \}}
\DoxyCodeLine{05680\ }
\DoxyCodeLine{05681\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{05687\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05688\ \{}
\DoxyCodeLine{05689\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_HSI48RDYF)\ ==\ RCC\_CIFR\_HSI48RDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05690\ \}}
\DoxyCodeLine{05691\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05692\ }
\DoxyCodeLine{05693\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{05699\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05700\ \{}
\DoxyCodeLine{05701\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_PLLSAI1RDYF)\ ==\ RCC\_CIFR\_PLLSAI1RDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05702\ \}}
\DoxyCodeLine{05703\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05704\ }
\DoxyCodeLine{05705\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{05711\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05712\ \{}
\DoxyCodeLine{05713\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_PLLSAI2RDYF)\ ==\ RCC\_CIFR\_PLLSAI2RDYF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05714\ \}}
\DoxyCodeLine{05715\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05716\ }
\DoxyCodeLine{05722\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05723\ \{}
\DoxyCodeLine{05724\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_CSSF)\ ==\ RCC\_CIFR\_CSSF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05725\ \}}
\DoxyCodeLine{05726\ }
\DoxyCodeLine{05732\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05733\ \{}
\DoxyCodeLine{05734\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_LSECSSF)\ ==\ RCC\_CIFR\_LSECSSF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05735\ \}}
\DoxyCodeLine{05736\ }
\DoxyCodeLine{05742\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_FWRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05743\ \{}
\DoxyCodeLine{05744\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_FWRSTF)\ ==\ RCC\_CSR\_FWRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05745\ \}}
\DoxyCodeLine{05746\ }
\DoxyCodeLine{05752\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05753\ \{}
\DoxyCodeLine{05754\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_IWDGRSTF)\ ==\ RCC\_CSR\_IWDGRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05755\ \}}
\DoxyCodeLine{05756\ }
\DoxyCodeLine{05762\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05763\ \{}
\DoxyCodeLine{05764\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LPWRRSTF)\ ==\ RCC\_CSR\_LPWRRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05765\ \}}
\DoxyCodeLine{05766\ }
\DoxyCodeLine{05772\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_OBLRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05773\ \{}
\DoxyCodeLine{05774\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_OBLRSTF)\ ==\ RCC\_CSR\_OBLRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05775\ \}}
\DoxyCodeLine{05776\ }
\DoxyCodeLine{05782\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05783\ \{}
\DoxyCodeLine{05784\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_PINRSTF)\ ==\ RCC\_CSR\_PINRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05785\ \}}
\DoxyCodeLine{05786\ }
\DoxyCodeLine{05792\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05793\ \{}
\DoxyCodeLine{05794\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_SFTRSTF)\ ==\ RCC\_CSR\_SFTRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05795\ \}}
\DoxyCodeLine{05796\ }
\DoxyCodeLine{05802\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05803\ \{}
\DoxyCodeLine{05804\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_WWDGRSTF)\ ==\ RCC\_CSR\_WWDGRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05805\ \}}
\DoxyCodeLine{05806\ }
\DoxyCodeLine{05812\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05813\ \{}
\DoxyCodeLine{05814\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_BORRSTF)\ ==\ RCC\_CSR\_BORRSTF)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05815\ \}}
\DoxyCodeLine{05816\ }
\DoxyCodeLine{05822\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05823\ \{}
\DoxyCodeLine{05824\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RMVF);}
\DoxyCodeLine{05825\ \}}
\DoxyCodeLine{05826\ }
\DoxyCodeLine{05840\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05841\ \{}
\DoxyCodeLine{05842\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSIRDYIE);}
\DoxyCodeLine{05843\ \}}
\DoxyCodeLine{05844\ }
\DoxyCodeLine{05850\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05851\ \{}
\DoxyCodeLine{05852\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSERDYIE);}
\DoxyCodeLine{05853\ \}}
\DoxyCodeLine{05854\ }
\DoxyCodeLine{05860\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05861\ \{}
\DoxyCodeLine{05862\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_MSIRDYIE);}
\DoxyCodeLine{05863\ \}}
\DoxyCodeLine{05864\ }
\DoxyCodeLine{05870\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05871\ \{}
\DoxyCodeLine{05872\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSIRDYIE);}
\DoxyCodeLine{05873\ \}}
\DoxyCodeLine{05874\ }
\DoxyCodeLine{05880\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05881\ \{}
\DoxyCodeLine{05882\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSERDYIE);}
\DoxyCodeLine{05883\ \}}
\DoxyCodeLine{05884\ }
\DoxyCodeLine{05890\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05891\ \{}
\DoxyCodeLine{05892\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLRDYIE);}
\DoxyCodeLine{05893\ \}}
\DoxyCodeLine{05894\ }
\DoxyCodeLine{05895\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{05901\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05902\ \{}
\DoxyCodeLine{05903\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSI48RDYIE);}
\DoxyCodeLine{05904\ \}}
\DoxyCodeLine{05905\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05906\ }
\DoxyCodeLine{05907\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{05913\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05914\ \{}
\DoxyCodeLine{05915\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI1RDYIE);}
\DoxyCodeLine{05916\ \}}
\DoxyCodeLine{05917\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05918\ }
\DoxyCodeLine{05919\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{05925\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05926\ \{}
\DoxyCodeLine{05927\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI2RDYIE);}
\DoxyCodeLine{05928\ \}}
\DoxyCodeLine{05929\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05930\ }
\DoxyCodeLine{05936\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05937\ \{}
\DoxyCodeLine{05938\ \ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSECSSIE);}
\DoxyCodeLine{05939\ \}}
\DoxyCodeLine{05940\ }
\DoxyCodeLine{05946\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05947\ \{}
\DoxyCodeLine{05948\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSIRDYIE);}
\DoxyCodeLine{05949\ \}}
\DoxyCodeLine{05950\ }
\DoxyCodeLine{05956\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05957\ \{}
\DoxyCodeLine{05958\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSERDYIE);}
\DoxyCodeLine{05959\ \}}
\DoxyCodeLine{05960\ }
\DoxyCodeLine{05966\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05967\ \{}
\DoxyCodeLine{05968\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_MSIRDYIE);}
\DoxyCodeLine{05969\ \}}
\DoxyCodeLine{05970\ }
\DoxyCodeLine{05976\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05977\ \{}
\DoxyCodeLine{05978\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSIRDYIE);}
\DoxyCodeLine{05979\ \}}
\DoxyCodeLine{05980\ }
\DoxyCodeLine{05986\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05987\ \{}
\DoxyCodeLine{05988\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSERDYIE);}
\DoxyCodeLine{05989\ \}}
\DoxyCodeLine{05990\ }
\DoxyCodeLine{05996\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05997\ \{}
\DoxyCodeLine{05998\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLRDYIE);}
\DoxyCodeLine{05999\ \}}
\DoxyCodeLine{06000\ }
\DoxyCodeLine{06001\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{06007\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06008\ \{}
\DoxyCodeLine{06009\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSI48RDYIE);}
\DoxyCodeLine{06010\ \}}
\DoxyCodeLine{06011\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06012\ }
\DoxyCodeLine{06013\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{06019\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06020\ \{}
\DoxyCodeLine{06021\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI1RDYIE);}
\DoxyCodeLine{06022\ \}}
\DoxyCodeLine{06023\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06024\ }
\DoxyCodeLine{06025\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{06031\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06032\ \{}
\DoxyCodeLine{06033\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI2RDYIE);}
\DoxyCodeLine{06034\ \}}
\DoxyCodeLine{06035\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06036\ }
\DoxyCodeLine{06042\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06043\ \{}
\DoxyCodeLine{06044\ \ \ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSECSSIE);}
\DoxyCodeLine{06045\ \}}
\DoxyCodeLine{06046\ }
\DoxyCodeLine{06052\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06053\ \{}
\DoxyCodeLine{06054\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSIRDYIE)\ ==\ RCC\_CIER\_LSIRDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06055\ \}}
\DoxyCodeLine{06056\ }
\DoxyCodeLine{06062\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06063\ \{}
\DoxyCodeLine{06064\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSERDYIE)\ ==\ RCC\_CIER\_LSERDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06065\ \}}
\DoxyCodeLine{06066\ }
\DoxyCodeLine{06072\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06073\ \{}
\DoxyCodeLine{06074\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_MSIRDYIE)\ ==\ RCC\_CIER\_MSIRDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06075\ \}}
\DoxyCodeLine{06076\ }
\DoxyCodeLine{06082\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06083\ \{}
\DoxyCodeLine{06084\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSIRDYIE)\ ==\ RCC\_CIER\_HSIRDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06085\ \}}
\DoxyCodeLine{06086\ }
\DoxyCodeLine{06092\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06093\ \{}
\DoxyCodeLine{06094\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSERDYIE)\ ==\ RCC\_CIER\_HSERDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06095\ \}}
\DoxyCodeLine{06096\ }
\DoxyCodeLine{06102\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06103\ \{}
\DoxyCodeLine{06104\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLRDYIE)\ ==\ RCC\_CIER\_PLLRDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06105\ \}}
\DoxyCodeLine{06106\ }
\DoxyCodeLine{06107\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{06113\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06114\ \{}
\DoxyCodeLine{06115\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_HSI48RDYIE)\ ==\ RCC\_CIER\_HSI48RDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06116\ \}}
\DoxyCodeLine{06117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06118\ }
\DoxyCodeLine{06119\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{06125\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06126\ \{}
\DoxyCodeLine{06127\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI1RDYIE)\ ==\ RCC\_CIER\_PLLSAI1RDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06128\ \}}
\DoxyCodeLine{06129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06130\ }
\DoxyCodeLine{06131\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{06137\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06138\ \{}
\DoxyCodeLine{06139\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI2RDYIE)\ ==\ RCC\_CIER\_PLLSAI2RDYIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06140\ \}}
\DoxyCodeLine{06141\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06142\ }
\DoxyCodeLine{06148\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06149\ \{}
\DoxyCodeLine{06150\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(RCC-\/>CIER,\ RCC\_CIER\_LSECSSIE)\ ==\ RCC\_CIER\_LSECSSIE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06151\ \}}
\DoxyCodeLine{06152\ }
\DoxyCodeLine{06157\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{06161\ ErrorStatus\ LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{06169\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef\ *RCC\_Clocks);}
\DoxyCodeLine{06170\ uint32\_t\ \ \ \ LL\_RCC\_GetUSARTClockFreq(uint32\_t\ USARTxSource);}
\DoxyCodeLine{06171\ \textcolor{preprocessor}{\#if\ defined(UART4)\ ||\ defined(UART5)}}
\DoxyCodeLine{06172\ uint32\_t\ \ \ \ LL\_RCC\_GetUARTClockFreq(uint32\_t\ UARTxSource);}
\DoxyCodeLine{06173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ ||\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06174\ uint32\_t\ \ \ \ LL\_RCC\_GetI2CClockFreq(uint32\_t\ I2CxSource);}
\DoxyCodeLine{06175\ uint32\_t\ \ \ \ LL\_RCC\_GetLPUARTClockFreq(uint32\_t\ LPUARTxSource);}
\DoxyCodeLine{06176\ uint32\_t\ \ \ \ LL\_RCC\_GetLPTIMClockFreq(uint32\_t\ LPTIMxSource);}
\DoxyCodeLine{06177\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{06178\ uint32\_t\ \ \ \ LL\_RCC\_GetSAIClockFreq(uint32\_t\ SAIxSource);}
\DoxyCodeLine{06179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06180\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{06181\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{06182\ uint32\_t\ \ \ \ LL\_RCC\_GetSDMMCKernelClockFreq(uint32\_t\ SDMMCxSource);}
\DoxyCodeLine{06183\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{06184\ uint32\_t\ \ \ \ LL\_RCC\_GetSDMMCClockFreq(uint32\_t\ SDMMCxSource);}
\DoxyCodeLine{06185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06186\ uint32\_t\ \ \ \ LL\_RCC\_GetRNGClockFreq(uint32\_t\ RNGxSource);}
\DoxyCodeLine{06187\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{06188\ uint32\_t\ \ \ \ LL\_RCC\_GetUSBClockFreq(uint32\_t\ USBxSource);}
\DoxyCodeLine{06189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06190\ uint32\_t\ \ \ \ LL\_RCC\_GetADCClockFreq(uint32\_t\ ADCxSource);}
\DoxyCodeLine{06191\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{06192\ uint32\_t\ \ \ \ LL\_RCC\_GetSWPMIClockFreq(uint32\_t\ SWPMIxSource);}
\DoxyCodeLine{06193\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06194\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{06195\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{06196\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{06197\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMAudioClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{06198\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06200\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{06201\ uint32\_t\ \ \ \ LL\_RCC\_GetLTDCClockFreq(uint32\_t\ LTDCxSource);}
\DoxyCodeLine{06202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06203\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{06204\ uint32\_t\ \ \ \ LL\_RCC\_GetDSIClockFreq(uint32\_t\ DSIxSource);}
\DoxyCodeLine{06205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06206\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{06207\ uint32\_t\ \ \ \ LL\_RCC\_GetOCTOSPIClockFreq(uint32\_t\ OCTOSPIxSource);}
\DoxyCodeLine{06208\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06212\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06213\ }
\DoxyCodeLine{06222\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06223\ }
\DoxyCodeLine{06228\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{06229\ \}}
\DoxyCodeLine{06230\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{06231\ }
\DoxyCodeLine{06232\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06233\ }

\end{DoxyCode}
