{
  "module_name": "drm_fourcc.h",
  "hash_id": "6d743df7064c9b6cdc96450d230e49c989143959669fb155f9a6c00cf1cd90a1",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/drm_fourcc.h",
  "human_readable_source": " \n\n#ifndef DRM_FOURCC_H\n#define DRM_FOURCC_H\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n#define fourcc_code(a, b, c, d) ((__u32)(a) | ((__u32)(b) << 8) | \\\n\t\t\t\t ((__u32)(c) << 16) | ((__u32)(d) << 24))\n\n#define DRM_FORMAT_BIG_ENDIAN (1U<<31)  \n\n \n#define DRM_FORMAT_INVALID\t0\n\n \n#define DRM_FORMAT_C1\t\tfourcc_code('C', '1', ' ', ' ')  \n#define DRM_FORMAT_C2\t\tfourcc_code('C', '2', ' ', ' ')  \n#define DRM_FORMAT_C4\t\tfourcc_code('C', '4', ' ', ' ')  \n#define DRM_FORMAT_C8\t\tfourcc_code('C', '8', ' ', ' ')  \n\n \n#define DRM_FORMAT_D1\t\tfourcc_code('D', '1', ' ', ' ')  \n\n \n#define DRM_FORMAT_D2\t\tfourcc_code('D', '2', ' ', ' ')  \n\n \n#define DRM_FORMAT_D4\t\tfourcc_code('D', '4', ' ', ' ')  \n\n \n#define DRM_FORMAT_D8\t\tfourcc_code('D', '8', ' ', ' ')  \n\n \n#define DRM_FORMAT_R1\t\tfourcc_code('R', '1', ' ', ' ')  \n\n \n#define DRM_FORMAT_R2\t\tfourcc_code('R', '2', ' ', ' ')  \n\n \n#define DRM_FORMAT_R4\t\tfourcc_code('R', '4', ' ', ' ')  \n\n \n#define DRM_FORMAT_R8\t\tfourcc_code('R', '8', ' ', ' ')  \n\n \n#define DRM_FORMAT_R10\t\tfourcc_code('R', '1', '0', ' ')  \n\n \n#define DRM_FORMAT_R12\t\tfourcc_code('R', '1', '2', ' ')  \n\n \n#define DRM_FORMAT_R16\t\tfourcc_code('R', '1', '6', ' ')  \n\n \n#define DRM_FORMAT_RG88\t\tfourcc_code('R', 'G', '8', '8')  \n#define DRM_FORMAT_GR88\t\tfourcc_code('G', 'R', '8', '8')  \n\n \n#define DRM_FORMAT_RG1616\tfourcc_code('R', 'G', '3', '2')  \n#define DRM_FORMAT_GR1616\tfourcc_code('G', 'R', '3', '2')  \n\n \n#define DRM_FORMAT_RGB332\tfourcc_code('R', 'G', 'B', '8')  \n#define DRM_FORMAT_BGR233\tfourcc_code('B', 'G', 'R', '8')  \n\n \n#define DRM_FORMAT_XRGB4444\tfourcc_code('X', 'R', '1', '2')  \n#define DRM_FORMAT_XBGR4444\tfourcc_code('X', 'B', '1', '2')  \n#define DRM_FORMAT_RGBX4444\tfourcc_code('R', 'X', '1', '2')  \n#define DRM_FORMAT_BGRX4444\tfourcc_code('B', 'X', '1', '2')  \n\n#define DRM_FORMAT_ARGB4444\tfourcc_code('A', 'R', '1', '2')  \n#define DRM_FORMAT_ABGR4444\tfourcc_code('A', 'B', '1', '2')  \n#define DRM_FORMAT_RGBA4444\tfourcc_code('R', 'A', '1', '2')  \n#define DRM_FORMAT_BGRA4444\tfourcc_code('B', 'A', '1', '2')  \n\n#define DRM_FORMAT_XRGB1555\tfourcc_code('X', 'R', '1', '5')  \n#define DRM_FORMAT_XBGR1555\tfourcc_code('X', 'B', '1', '5')  \n#define DRM_FORMAT_RGBX5551\tfourcc_code('R', 'X', '1', '5')  \n#define DRM_FORMAT_BGRX5551\tfourcc_code('B', 'X', '1', '5')  \n\n#define DRM_FORMAT_ARGB1555\tfourcc_code('A', 'R', '1', '5')  \n#define DRM_FORMAT_ABGR1555\tfourcc_code('A', 'B', '1', '5')  \n#define DRM_FORMAT_RGBA5551\tfourcc_code('R', 'A', '1', '5')  \n#define DRM_FORMAT_BGRA5551\tfourcc_code('B', 'A', '1', '5')  \n\n#define DRM_FORMAT_RGB565\tfourcc_code('R', 'G', '1', '6')  \n#define DRM_FORMAT_BGR565\tfourcc_code('B', 'G', '1', '6')  \n\n \n#define DRM_FORMAT_RGB888\tfourcc_code('R', 'G', '2', '4')  \n#define DRM_FORMAT_BGR888\tfourcc_code('B', 'G', '2', '4')  \n\n \n#define DRM_FORMAT_XRGB8888\tfourcc_code('X', 'R', '2', '4')  \n#define DRM_FORMAT_XBGR8888\tfourcc_code('X', 'B', '2', '4')  \n#define DRM_FORMAT_RGBX8888\tfourcc_code('R', 'X', '2', '4')  \n#define DRM_FORMAT_BGRX8888\tfourcc_code('B', 'X', '2', '4')  \n\n#define DRM_FORMAT_ARGB8888\tfourcc_code('A', 'R', '2', '4')  \n#define DRM_FORMAT_ABGR8888\tfourcc_code('A', 'B', '2', '4')  \n#define DRM_FORMAT_RGBA8888\tfourcc_code('R', 'A', '2', '4')  \n#define DRM_FORMAT_BGRA8888\tfourcc_code('B', 'A', '2', '4')  \n\n#define DRM_FORMAT_XRGB2101010\tfourcc_code('X', 'R', '3', '0')  \n#define DRM_FORMAT_XBGR2101010\tfourcc_code('X', 'B', '3', '0')  \n#define DRM_FORMAT_RGBX1010102\tfourcc_code('R', 'X', '3', '0')  \n#define DRM_FORMAT_BGRX1010102\tfourcc_code('B', 'X', '3', '0')  \n\n#define DRM_FORMAT_ARGB2101010\tfourcc_code('A', 'R', '3', '0')  \n#define DRM_FORMAT_ABGR2101010\tfourcc_code('A', 'B', '3', '0')  \n#define DRM_FORMAT_RGBA1010102\tfourcc_code('R', 'A', '3', '0')  \n#define DRM_FORMAT_BGRA1010102\tfourcc_code('B', 'A', '3', '0')  \n\n \n#define DRM_FORMAT_XRGB16161616\tfourcc_code('X', 'R', '4', '8')  \n#define DRM_FORMAT_XBGR16161616\tfourcc_code('X', 'B', '4', '8')  \n\n#define DRM_FORMAT_ARGB16161616\tfourcc_code('A', 'R', '4', '8')  \n#define DRM_FORMAT_ABGR16161616\tfourcc_code('A', 'B', '4', '8')  \n\n \n#define DRM_FORMAT_XRGB16161616F fourcc_code('X', 'R', '4', 'H')  \n#define DRM_FORMAT_XBGR16161616F fourcc_code('X', 'B', '4', 'H')  \n\n#define DRM_FORMAT_ARGB16161616F fourcc_code('A', 'R', '4', 'H')  \n#define DRM_FORMAT_ABGR16161616F fourcc_code('A', 'B', '4', 'H')  \n\n \n#define DRM_FORMAT_AXBXGXRX106106106106 fourcc_code('A', 'B', '1', '0')  \n\n \n#define DRM_FORMAT_YUYV\t\tfourcc_code('Y', 'U', 'Y', 'V')  \n#define DRM_FORMAT_YVYU\t\tfourcc_code('Y', 'V', 'Y', 'U')  \n#define DRM_FORMAT_UYVY\t\tfourcc_code('U', 'Y', 'V', 'Y')  \n#define DRM_FORMAT_VYUY\t\tfourcc_code('V', 'Y', 'U', 'Y')  \n\n#define DRM_FORMAT_AYUV\t\tfourcc_code('A', 'Y', 'U', 'V')  \n#define DRM_FORMAT_AVUY8888\tfourcc_code('A', 'V', 'U', 'Y')  \n#define DRM_FORMAT_XYUV8888\tfourcc_code('X', 'Y', 'U', 'V')  \n#define DRM_FORMAT_XVUY8888\tfourcc_code('X', 'V', 'U', 'Y')  \n#define DRM_FORMAT_VUY888\tfourcc_code('V', 'U', '2', '4')  \n#define DRM_FORMAT_VUY101010\tfourcc_code('V', 'U', '3', '0')  \n\n \n#define DRM_FORMAT_Y210         fourcc_code('Y', '2', '1', '0')  \n#define DRM_FORMAT_Y212         fourcc_code('Y', '2', '1', '2')  \n#define DRM_FORMAT_Y216         fourcc_code('Y', '2', '1', '6')  \n\n \n#define DRM_FORMAT_Y410         fourcc_code('Y', '4', '1', '0')  \n#define DRM_FORMAT_Y412         fourcc_code('Y', '4', '1', '2')  \n#define DRM_FORMAT_Y416         fourcc_code('Y', '4', '1', '6')  \n\n#define DRM_FORMAT_XVYU2101010\tfourcc_code('X', 'V', '3', '0')  \n#define DRM_FORMAT_XVYU12_16161616\tfourcc_code('X', 'V', '3', '6')  \n#define DRM_FORMAT_XVYU16161616\tfourcc_code('X', 'V', '4', '8')  \n\n \n \n#define DRM_FORMAT_Y0L0\t\tfourcc_code('Y', '0', 'L', '0')\n \n#define DRM_FORMAT_X0L0\t\tfourcc_code('X', '0', 'L', '0')\n\n \n#define DRM_FORMAT_Y0L2\t\tfourcc_code('Y', '0', 'L', '2')\n \n#define DRM_FORMAT_X0L2\t\tfourcc_code('X', '0', 'L', '2')\n\n \n#define DRM_FORMAT_YUV420_8BIT\tfourcc_code('Y', 'U', '0', '8')\n#define DRM_FORMAT_YUV420_10BIT\tfourcc_code('Y', 'U', '1', '0')\n\n \n#define DRM_FORMAT_XRGB8888_A8\tfourcc_code('X', 'R', 'A', '8')\n#define DRM_FORMAT_XBGR8888_A8\tfourcc_code('X', 'B', 'A', '8')\n#define DRM_FORMAT_RGBX8888_A8\tfourcc_code('R', 'X', 'A', '8')\n#define DRM_FORMAT_BGRX8888_A8\tfourcc_code('B', 'X', 'A', '8')\n#define DRM_FORMAT_RGB888_A8\tfourcc_code('R', '8', 'A', '8')\n#define DRM_FORMAT_BGR888_A8\tfourcc_code('B', '8', 'A', '8')\n#define DRM_FORMAT_RGB565_A8\tfourcc_code('R', '5', 'A', '8')\n#define DRM_FORMAT_BGR565_A8\tfourcc_code('B', '5', 'A', '8')\n\n \n#define DRM_FORMAT_NV12\t\tfourcc_code('N', 'V', '1', '2')  \n#define DRM_FORMAT_NV21\t\tfourcc_code('N', 'V', '2', '1')  \n#define DRM_FORMAT_NV16\t\tfourcc_code('N', 'V', '1', '6')  \n#define DRM_FORMAT_NV61\t\tfourcc_code('N', 'V', '6', '1')  \n#define DRM_FORMAT_NV24\t\tfourcc_code('N', 'V', '2', '4')  \n#define DRM_FORMAT_NV42\t\tfourcc_code('N', 'V', '4', '2')  \n \n#define DRM_FORMAT_NV15\t\tfourcc_code('N', 'V', '1', '5')  \n\n \n#define DRM_FORMAT_P210\t\tfourcc_code('P', '2', '1', '0')  \n\n \n#define DRM_FORMAT_P010\t\tfourcc_code('P', '0', '1', '0')  \n\n \n#define DRM_FORMAT_P012\t\tfourcc_code('P', '0', '1', '2')  \n\n \n#define DRM_FORMAT_P016\t\tfourcc_code('P', '0', '1', '6')  \n\n \n#define DRM_FORMAT_P030\t\tfourcc_code('P', '0', '3', '0')  \n\n \n#define DRM_FORMAT_Q410\t\tfourcc_code('Q', '4', '1', '0')\n\n \n#define DRM_FORMAT_Q401\t\tfourcc_code('Q', '4', '0', '1')\n\n \n#define DRM_FORMAT_YUV410\tfourcc_code('Y', 'U', 'V', '9')  \n#define DRM_FORMAT_YVU410\tfourcc_code('Y', 'V', 'U', '9')  \n#define DRM_FORMAT_YUV411\tfourcc_code('Y', 'U', '1', '1')  \n#define DRM_FORMAT_YVU411\tfourcc_code('Y', 'V', '1', '1')  \n#define DRM_FORMAT_YUV420\tfourcc_code('Y', 'U', '1', '2')  \n#define DRM_FORMAT_YVU420\tfourcc_code('Y', 'V', '1', '2')  \n#define DRM_FORMAT_YUV422\tfourcc_code('Y', 'U', '1', '6')  \n#define DRM_FORMAT_YVU422\tfourcc_code('Y', 'V', '1', '6')  \n#define DRM_FORMAT_YUV444\tfourcc_code('Y', 'U', '2', '4')  \n#define DRM_FORMAT_YVU444\tfourcc_code('Y', 'V', '2', '4')  \n\n\n \n\n \n#define DRM_FORMAT_MOD_VENDOR_NONE    0\n#define DRM_FORMAT_MOD_VENDOR_INTEL   0x01\n#define DRM_FORMAT_MOD_VENDOR_AMD     0x02\n#define DRM_FORMAT_MOD_VENDOR_NVIDIA  0x03\n#define DRM_FORMAT_MOD_VENDOR_SAMSUNG 0x04\n#define DRM_FORMAT_MOD_VENDOR_QCOM    0x05\n#define DRM_FORMAT_MOD_VENDOR_VIVANTE 0x06\n#define DRM_FORMAT_MOD_VENDOR_BROADCOM 0x07\n#define DRM_FORMAT_MOD_VENDOR_ARM     0x08\n#define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09\n#define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a\n\n \n\n#define DRM_FORMAT_RESERVED\t      ((1ULL << 56) - 1)\n\n#define fourcc_mod_get_vendor(modifier) \\\n\t(((modifier) >> 56) & 0xff)\n\n#define fourcc_mod_is_vendor(modifier, vendor) \\\n\t(fourcc_mod_get_vendor(modifier) == DRM_FORMAT_MOD_VENDOR_## vendor)\n\n#define fourcc_mod_code(vendor, val) \\\n\t((((__u64)DRM_FORMAT_MOD_VENDOR_## vendor) << 56) | ((val) & 0x00ffffffffffffffULL))\n\n \n\n#define DRM_FORMAT_MOD_GENERIC_16_16_TILE DRM_FORMAT_MOD_SAMSUNG_16_16_TILE\n\n \n#define DRM_FORMAT_MOD_INVALID\tfourcc_mod_code(NONE, DRM_FORMAT_RESERVED)\n\n \n#define DRM_FORMAT_MOD_LINEAR\tfourcc_mod_code(NONE, 0)\n\n \n#define DRM_FORMAT_MOD_NONE\t0\n\n \n\n \n#define I915_FORMAT_MOD_X_TILED\tfourcc_mod_code(INTEL, 1)\n\n \n#define I915_FORMAT_MOD_Y_TILED\tfourcc_mod_code(INTEL, 2)\n\n \n#define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)\n\n \n#define I915_FORMAT_MOD_Y_TILED_CCS\tfourcc_mod_code(INTEL, 4)\n#define I915_FORMAT_MOD_Yf_TILED_CCS\tfourcc_mod_code(INTEL, 5)\n\n \n#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)\n\n \n#define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS fourcc_mod_code(INTEL, 7)\n\n \n#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS_CC fourcc_mod_code(INTEL, 8)\n\n \n#define I915_FORMAT_MOD_4_TILED         fourcc_mod_code(INTEL, 9)\n\n \n#define I915_FORMAT_MOD_4_TILED_DG2_RC_CCS fourcc_mod_code(INTEL, 10)\n\n \n#define I915_FORMAT_MOD_4_TILED_DG2_MC_CCS fourcc_mod_code(INTEL, 11)\n\n \n#define I915_FORMAT_MOD_4_TILED_DG2_RC_CCS_CC fourcc_mod_code(INTEL, 12)\n\n \n#define I915_FORMAT_MOD_4_TILED_MTL_RC_CCS fourcc_mod_code(INTEL, 13)\n\n \n#define I915_FORMAT_MOD_4_TILED_MTL_MC_CCS fourcc_mod_code(INTEL, 14)\n\n \n#define I915_FORMAT_MOD_4_TILED_MTL_RC_CCS_CC fourcc_mod_code(INTEL, 15)\n\n \n#define DRM_FORMAT_MOD_SAMSUNG_64_32_TILE\tfourcc_mod_code(SAMSUNG, 1)\n\n \n#define DRM_FORMAT_MOD_SAMSUNG_16_16_TILE\tfourcc_mod_code(SAMSUNG, 2)\n\n \n#define DRM_FORMAT_MOD_QCOM_COMPRESSED\tfourcc_mod_code(QCOM, 1)\n\n \n#define DRM_FORMAT_MOD_QCOM_TILED3\tfourcc_mod_code(QCOM, 3)\n\n \n#define DRM_FORMAT_MOD_QCOM_TILED2\tfourcc_mod_code(QCOM, 2)\n\n\n \n\n \n#define DRM_FORMAT_MOD_VIVANTE_TILED\t\tfourcc_mod_code(VIVANTE, 1)\n\n \n#define DRM_FORMAT_MOD_VIVANTE_SUPER_TILED\tfourcc_mod_code(VIVANTE, 2)\n\n \n#define DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED\tfourcc_mod_code(VIVANTE, 3)\n\n \n#define DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED fourcc_mod_code(VIVANTE, 4)\n\n \n#define VIVANTE_MOD_TS_64_4               (1ULL << 48)\n#define VIVANTE_MOD_TS_64_2               (2ULL << 48)\n#define VIVANTE_MOD_TS_128_4              (3ULL << 48)\n#define VIVANTE_MOD_TS_256_4              (4ULL << 48)\n#define VIVANTE_MOD_TS_MASK               (0xfULL << 48)\n\n \n#define VIVANTE_MOD_COMP_DEC400           (1ULL << 52)\n#define VIVANTE_MOD_COMP_MASK             (0xfULL << 52)\n\n \n#define VIVANTE_MOD_EXT_MASK              (VIVANTE_MOD_TS_MASK | \\\n                                           VIVANTE_MOD_COMP_MASK)\n\n \n\n \n#define DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED fourcc_mod_code(NVIDIA, 1)\n\n \n#define DRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D(c, s, g, k, h) \\\n\tfourcc_mod_code(NVIDIA, (0x10 | \\\n\t\t\t\t ((h) & 0xf) | \\\n\t\t\t\t (((k) & 0xff) << 12) | \\\n\t\t\t\t (((g) & 0x3) << 20) | \\\n\t\t\t\t (((s) & 0x1) << 22) | \\\n\t\t\t\t (((c) & 0x7) << 23)))\n\n \nstatic inline __u64\ndrm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier)\n{\n\tif (!(modifier & 0x10) || (modifier & (0xff << 12)))\n\t\treturn modifier;\n\telse\n\t\treturn modifier | (0xfe << 12);\n}\n\n \n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(v) \\\n\tDRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D(0, 0, 0, 0, (v))\n\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(0)\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(1)\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(2)\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(3)\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(4)\n#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB \\\n\tDRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(5)\n\n \n#define __fourcc_mod_broadcom_param_shift 8\n#define __fourcc_mod_broadcom_param_bits 48\n#define fourcc_mod_broadcom_code(val, params) \\\n\tfourcc_mod_code(BROADCOM, ((((__u64)params) << __fourcc_mod_broadcom_param_shift) | val))\n#define fourcc_mod_broadcom_param(m) \\\n\t((int)(((m) >> __fourcc_mod_broadcom_param_shift) &\t\\\n\t       ((1ULL << __fourcc_mod_broadcom_param_bits) - 1)))\n#define fourcc_mod_broadcom_mod(m) \\\n\t((m) & ~(((1ULL << __fourcc_mod_broadcom_param_bits) - 1) <<\t\\\n\t\t __fourcc_mod_broadcom_param_shift))\n\n \n#define DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED fourcc_mod_code(BROADCOM, 1)\n\n \n\n#define DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(v) \\\n\tfourcc_mod_broadcom_code(2, v)\n#define DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(v) \\\n\tfourcc_mod_broadcom_code(3, v)\n#define DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(v) \\\n\tfourcc_mod_broadcom_code(4, v)\n#define DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(v) \\\n\tfourcc_mod_broadcom_code(5, v)\n\n#define DRM_FORMAT_MOD_BROADCOM_SAND32 \\\n\tDRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(0)\n#define DRM_FORMAT_MOD_BROADCOM_SAND64 \\\n\tDRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(0)\n#define DRM_FORMAT_MOD_BROADCOM_SAND128 \\\n\tDRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(0)\n#define DRM_FORMAT_MOD_BROADCOM_SAND256 \\\n\tDRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(0)\n\n \n#define DRM_FORMAT_MOD_BROADCOM_UIF fourcc_mod_code(BROADCOM, 6)\n\n \n\n \n#define DRM_FORMAT_MOD_ARM_CODE(__type, __val) \\\n\tfourcc_mod_code(ARM, ((__u64)(__type) << 52) | ((__val) & 0x000fffffffffffffULL))\n\n#define DRM_FORMAT_MOD_ARM_TYPE_AFBC 0x00\n#define DRM_FORMAT_MOD_ARM_TYPE_MISC 0x01\n\n#define DRM_FORMAT_MOD_ARM_AFBC(__afbc_mode) \\\n\tDRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_AFBC, __afbc_mode)\n\n \n#define AFBC_FORMAT_MOD_BLOCK_SIZE_MASK      0xf\n#define AFBC_FORMAT_MOD_BLOCK_SIZE_16x16     (1ULL)\n#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8      (2ULL)\n#define AFBC_FORMAT_MOD_BLOCK_SIZE_64x4      (3ULL)\n#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4 (4ULL)\n\n \n#define AFBC_FORMAT_MOD_YTR     (1ULL <<  4)\n\n \n#define AFBC_FORMAT_MOD_SPLIT   (1ULL <<  5)\n\n \n#define AFBC_FORMAT_MOD_SPARSE  (1ULL <<  6)\n\n \n#define AFBC_FORMAT_MOD_CBR     (1ULL <<  7)\n\n \n#define AFBC_FORMAT_MOD_TILED   (1ULL <<  8)\n\n \n#define AFBC_FORMAT_MOD_SC      (1ULL <<  9)\n\n \n#define AFBC_FORMAT_MOD_DB      (1ULL << 10)\n\n \n#define AFBC_FORMAT_MOD_BCH     (1ULL << 11)\n\n \n#define AFBC_FORMAT_MOD_USM\t(1ULL << 12)\n\n \n\n#define DRM_FORMAT_MOD_ARM_TYPE_AFRC 0x02\n\n#define DRM_FORMAT_MOD_ARM_AFRC(__afrc_mode) \\\n\tDRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_AFRC, __afrc_mode)\n\n \n#define AFRC_FORMAT_MOD_CU_SIZE_MASK 0xf\n#define AFRC_FORMAT_MOD_CU_SIZE_16 (1ULL)\n#define AFRC_FORMAT_MOD_CU_SIZE_24 (2ULL)\n#define AFRC_FORMAT_MOD_CU_SIZE_32 (3ULL)\n\n#define AFRC_FORMAT_MOD_CU_SIZE_P0(__afrc_cu_size) (__afrc_cu_size)\n#define AFRC_FORMAT_MOD_CU_SIZE_P12(__afrc_cu_size) ((__afrc_cu_size) << 4)\n\n \n#define AFRC_FORMAT_MOD_LAYOUT_SCAN (1ULL << 8)\n\n \n#define DRM_FORMAT_MOD_ARM_16X16_BLOCK_U_INTERLEAVED \\\n\tDRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_MISC, 1ULL)\n\n \n#define DRM_FORMAT_MOD_ALLWINNER_TILED fourcc_mod_code(ALLWINNER, 1)\n\n \n#define __fourcc_mod_amlogic_layout_mask 0xff\n#define __fourcc_mod_amlogic_options_shift 8\n#define __fourcc_mod_amlogic_options_mask 0xff\n\n#define DRM_FORMAT_MOD_AMLOGIC_FBC(__layout, __options) \\\n\tfourcc_mod_code(AMLOGIC, \\\n\t\t\t((__layout) & __fourcc_mod_amlogic_layout_mask) | \\\n\t\t\t(((__options) & __fourcc_mod_amlogic_options_mask) \\\n\t\t\t << __fourcc_mod_amlogic_options_shift))\n\n \n\n \n#define AMLOGIC_FBC_LAYOUT_BASIC\t\t(1ULL)\n\n \n#define AMLOGIC_FBC_LAYOUT_SCATTER\t\t(2ULL)\n\n \n\n \n#define AMLOGIC_FBC_OPTION_MEM_SAVING\t\t(1ULL << 0)\n\n \n#define AMD_FMT_MOD fourcc_mod_code(AMD, 0)\n\n#define IS_AMD_FMT_MOD(val) (((val) >> 56) == DRM_FORMAT_MOD_VENDOR_AMD)\n\n \n#define AMD_FMT_MOD_TILE_VER_GFX9 1\n#define AMD_FMT_MOD_TILE_VER_GFX10 2\n#define AMD_FMT_MOD_TILE_VER_GFX10_RBPLUS 3\n#define AMD_FMT_MOD_TILE_VER_GFX11 4\n\n \n#define AMD_FMT_MOD_TILE_GFX9_64K_S 9\n\n \n#define AMD_FMT_MOD_TILE_GFX9_64K_D 10\n#define AMD_FMT_MOD_TILE_GFX9_64K_S_X 25\n#define AMD_FMT_MOD_TILE_GFX9_64K_D_X 26\n#define AMD_FMT_MOD_TILE_GFX9_64K_R_X 27\n#define AMD_FMT_MOD_TILE_GFX11_256K_R_X 31\n\n#define AMD_FMT_MOD_DCC_BLOCK_64B 0\n#define AMD_FMT_MOD_DCC_BLOCK_128B 1\n#define AMD_FMT_MOD_DCC_BLOCK_256B 2\n\n#define AMD_FMT_MOD_TILE_VERSION_SHIFT 0\n#define AMD_FMT_MOD_TILE_VERSION_MASK 0xFF\n#define AMD_FMT_MOD_TILE_SHIFT 8\n#define AMD_FMT_MOD_TILE_MASK 0x1F\n\n \n#define AMD_FMT_MOD_DCC_SHIFT 13\n#define AMD_FMT_MOD_DCC_MASK 0x1\n\n \n#define AMD_FMT_MOD_DCC_RETILE_SHIFT 14\n#define AMD_FMT_MOD_DCC_RETILE_MASK 0x1\n\n \n#define AMD_FMT_MOD_DCC_PIPE_ALIGN_SHIFT 15\n#define AMD_FMT_MOD_DCC_PIPE_ALIGN_MASK 0x1\n\n#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_SHIFT 16\n#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_MASK 0x1\n#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_SHIFT 17\n#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_MASK 0x1\n#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_SHIFT 18\n#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_MASK 0x3\n\n \n#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_SHIFT 20\n#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_MASK 0x1\n\n \n#define AMD_FMT_MOD_PIPE_XOR_BITS_SHIFT 21\n#define AMD_FMT_MOD_PIPE_XOR_BITS_MASK 0x7\n#define AMD_FMT_MOD_BANK_XOR_BITS_SHIFT 24\n#define AMD_FMT_MOD_BANK_XOR_BITS_MASK 0x7\n#define AMD_FMT_MOD_PACKERS_SHIFT 27\n#define AMD_FMT_MOD_PACKERS_MASK 0x7\n#define AMD_FMT_MOD_RB_SHIFT 30\n#define AMD_FMT_MOD_RB_MASK 0x7\n#define AMD_FMT_MOD_PIPE_SHIFT 33\n#define AMD_FMT_MOD_PIPE_MASK 0x7\n\n#define AMD_FMT_MOD_SET(field, value) \\\n\t((__u64)(value) << AMD_FMT_MOD_##field##_SHIFT)\n#define AMD_FMT_MOD_GET(field, value) \\\n\t(((value) >> AMD_FMT_MOD_##field##_SHIFT) & AMD_FMT_MOD_##field##_MASK)\n#define AMD_FMT_MOD_CLEAR(field) \\\n\t(~((__u64)AMD_FMT_MOD_##field##_MASK << AMD_FMT_MOD_##field##_SHIFT))\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}