Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 26 15:47:03 2023
| Host         : Adrian-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7z007s
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                        Enable Signal                       |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  Clk_125mhz_IBUF_BUFG                              |                                                            |                                                         |                1 |              1 |
|  Instancia_DivisorDeFrecuencia100Hz/clk100hz_reg_0 |                                                            | Instancia_MUX_Pantallas7seg/FSM_onehot_Selc_reg_n_0_[1] |                1 |              1 |
|  Instancia_DivisorDeFrecuencia100Hz/clk100hz_reg_0 |                                                            |                                                         |                2 |              5 |
|  Clk_125mhz_IBUF_BUFG                              | Instancia_DivisorDeFrecuencia100Hz/Temp_Cuenta[31]_i_1_n_0 | Reset_IBUF                                              |                7 |             32 |
+----------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


