# uboot with Caisteal imx6ul support 

## Getting Started

### Prerequisites
The following packages are generically required for development work on u-boot.
It is strongly advised to check [uboot](https://github.com/u-boot/u-boot) repository for greater details
```
gawk wget git-core diffstat unzip build-essential chrpath libsdl1.2-dev xterm curl texinfo lzop nfs-kernel-server gcc-arm-linux-gnueabihf bison flex libssl-dev
```

### Environment Variables
Set the following Environment Variables
```
export CROSS_COMPILE=arm-linux-gnueabihf-
export ARCH=arm
```

-----------------------------------------------------------------------------------------------------------------

## Cloning and Building Code

### Cloning Sourcecode

Activities are from home directory, select accordingly
```    
    cd <working dir>
    git clone https://github.com/summertanks/u-boot.git
```

or alternatively to build from scratch
```
    git clone https://github.com/Freescale/u-boot-fslc.git  // Check driver compatability
or  
	git clone https://github.com/u-boot/u-boot.git    
```

### Creating own repo
Incase you need to modify repo of own design (starting from sctatch)
```
    cd u-boot // or u-boot-fslc 
    rm -rf .git
    git init
    git config --global user.email "name@example.com"
    git config --global user.name "name"
    git add .
```

Modify .gitignore to add /.pc/* after the last line
```
    git commit -m "Initial Version"
    git remote add origin https://github.com/<username>/<repo>.git
    git push -u origin master
    git branch v2021.xx			//	or the current version
    git push origin v2021.xx	
    git checkout v2021.xx
```

### Build

Done from within the working directory (make sure the environment variables are set)
```
    make distclean
    make mx6ul_caisteal_config	//	incase of new fork start with available machines
    make
```

------------------------------------------------------------------------------------------------------------------

## Internals

### Files Modified
```
C    D board/caisteal
C    D board/caisteal/mx6ul_caisteal
C    F board/caisteal/mx6ul_caisteal/Kconfig
C    F board/caisteal/mx6ul_caisteal/README
C    F board/caisteal/mx6ul_caisteal/MAINTAINERS
C    F board/caisteal/mx6ul_caisteal/Makefile
C    F board/caisteal/mx6ul_caisteal/imximage.cfg
C    F board/caisteal/mx6ul_caisteal/mx6ul_caisteal.c

C    F include/configs/mx6ul_caisteal.h
C    F arch/arm/dts/imx6ul-caisteal.dts
C    F arch/arm/dts/imx6ul-caisteal.dtsi
M    F arch/arm/dts/Makefile
M    F arch/arm/mach-imx/mx6/Kconfig
C    F configs/mx6ul_caisteal_defconfig
```


### Modified Sections


arch/arm/dts/imx6ull-usbarmory.dts
(the important aspects only)
```
compatible = "fsl,imx6ul-caisteal", "fsl,imx6ul";

```

arch/arm/mach-imx/mx6/Kconfig
```
config TARGET_MX6UL_CAISTEAL
        bool "mx6ul_caisteal"
        depends on MX6UL
        select BOARD_LATE_INIT
        select DM
        select DM_THERMAL
        imply CMD_DM
...
source "board/caisteal/mx6ul_caisteal/Kconfig"
```

board/caisteal/mx6ul_caisteal/Kconfig
```
if TARGET_MX6UL_CAISTEAL

        config SYS_BOARD
                default "mx6ul_caisteal"

        config SYS_VENDOR
                default "caisteal"

        config SYS_CONFIG_NAME
                default "mx6ul_caisteal"

        config IMX_CONFIG
                default "board/caisteal/mx6ul_caisteal/imximage.cfg"
endif
```

board/caisteal/mx6ul_caisteal/MAINTAINERS
```
    MX6CAISTEAL BOARD
    M:      Harkirat S Virk <harkiratsvirk@gmail.com>
    S:      Maintained
    F:      board/caisteal/mx6ul_caisteal/
    F:      include/configs/mx6ul_caisteal.h
    F:      configs/mx6ul_caisteal_defconfig
```
   
board/caisteal/mx6ul_caisteal/Makefile
```
    obj-y  := mx6ul_caisteal.o
```

include/configs/mx6ul_caisteal.h
```
Specify .h for __MX6UL_CAISTEAL_CONFIG_H
	#ifndef __MX6UL_CAISTEAL_CONFIG_H
...


```    
TODO: Real Changes happen above

configs/mx6ul_caisteal_defconfig (copy from configs/mx6ul_14x14_evk_defconfig)
```
Modify
	CONFIG_DEFAULT_DEVICE_TREE="imx6ul-14x14-evk"
to
	CONFIG_DEFAULT_DEVICE_TREE="imx6ul-caisteal"

Modify 
	CONFIG_TARGET_MX6UL_14X14_EVK=y
to
	CONFIG_TARGET_MX6UL_CAISTEAL=y
```
TODO: May require change at line CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/spl_sd.cfg"

board/caisteal/mx6ul_caisteal/mx6ul_caisteal.c (copy from board/freescale/mx6ul_14x14_evk/mx6ul_14x14_evk.c)
```
int board_late_init(void)
{
#ifdef CONFIG_CMD_BMODE
        add_board_boot_modes(board_boot_modes);
#endif

#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
        env_set("board_name", "CAISTEAL");
        env_set("board_rev", "MKV");
#endif
        setup_lcd();
        return 0;
}

int checkboard(void)
{
        puts("Board: MX6UL Caisteal MKV\n");
        return 0;
}

```


board/caisteal/common/Makefile
```
MINIMAL=

ifdef CONFIG_SPL_BUILD
ifdef CONFIG_SPL_INIT_MINIMAL
MINIMAL=y
endif
endif

ifdef MINIMAL
# necessary to create built-in.o
obj- := __dummy__.o
else
ifndef CONFIG_SPL_BUILD
endif
ifndef CONFIG_SPL_BUILD
endif
ifndef CONFIG_RAMBOOT_PBL
endif

ifdef CONFIG_ARM
else
endif

obj-$(CONFIG_POWER_PFUZE100)    += pfuze.o
obj-$(CONFIG_DM_PMIC_PFUZE100)  += pfuze.o

ifdef CONFIG_NXP_ESBC
endif
endif

```

arch/arm/dts/Makefile
```
dtb-$(CONFIG_MX6UL) += \
        imx6ul-caisteal.dtb \
```

arch/arm/dts/imx6ul-caisteal.dts
```
#include "imx6ul.dtsi"
#include "imx6ul-caisteal.dtsi"

/ {
        model = "i.MX6 UltraLite Caisteal MKV";
        compatible = "fsl,imx6ul-caisteal", "fsl,imx6ul";
};
```

arch/arm/dts/imx6ul-caisteal.dtsi (copy from arch/arm/dts/imx6ul-14x14-evk.dtsi)
```

```

DDR3 Calibration (DDR3 Stress tester)
```
setmem /32	0x021B080C = 	0x00050000	// [MMDC_MPWLDECTRL0] MMDC PHY Write Leveling Delay Control Register 0	- MODIFIED			
setmem /32	0x021B083C =	0x41640164	// [MMDC_MPDGCTRL0] MMDC PHY Read DQS Gating Control Register 0		- MODIFIED		
setmem /32	0x021B0848 =	0x40405052	// [MMDC_MPRDDLCTL] MMDC PHY Read delay-lines Configuration Register	- MODIFIED			
setmem /32	0x021B0850 =	0x4040504A	// [MMDC_MPWRDLCTL] MMDC PHY Write delay-lines Configuration Register	- MODIFIED
```

```
static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
        .grp_addds = 0x00000030,
        .grp_ddrmode_ctl = 0x00020000,
        .grp_b0ds = 0x00000030,
        .grp_ctlds = 0x00000030,
        .grp_b1ds = 0x00000030,
        .grp_ddrpke = 0x00000000,
        .grp_ddrmode = 0x00020000,
        .grp_ddr_type = 0x000c0000,
};

static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
        .dram_dqm0 = 0x00000030,
        .dram_dqm1 = 0x00000030,
        .dram_ras = 0x00000030,
        .dram_cas = 0x00000030,
        .dram_odt0 = 0x00000030,
        .dram_odt1 = 0x00000030,
        .dram_sdba2 = 0x00000000,
        .dram_sdclk_0 = 0x00000030,
        .dram_sdqs0 = 0x00000030,
        .dram_sdqs1 = 0x00000030,
        .dram_reset = 0x00000030,
};

static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
        .dram_dqm0 = 0x00000030,
        .dram_dqm1 = 0x00000030,
        .dram_ras = 0x00000030,
        .dram_cas = 0x00000030,
        .dram_odt0 = 0x00000030,
        .dram_odt1 = 0x00000030,
        .dram_sdba2 = 0x00000000,
        .dram_sdclk_0 = 0x00000030,
        .dram_sdqs0 = 0x00000030,
        .dram_sdqs1 = 0x00000030,
        .dram_reset = 0x00000030,
};

static struct mx6_mmdc_calibration mx6_mmcd_calib = {
        .p0_mpwldectrl0 = 0x00050000,
        .p0_mpdgctrl0 = 0x41640164,
        .p0_mprddlctl = 0x40405052,
        .p0_mpwrdlctl = 0x4040554A,
};

struct mx6_ddr_sysinfo ddr_sysinfo = {
        .dsize = 0,
        .cs_density = 20,
        .ncs = 1,
        .cs1_mirror = 0,
        .rtt_wr = 2,
        .rtt_nom = 1,           /* RTT_Nom = RZQ/2 */
        .walat = 0,             /* Write additional latency */
        .ralat = 5,             /* Read additional latency */
        .mif3_mode = 3,         /* Command prediction working mode */
        .bi_on = 1,             /* Bank interleaving enabled */
        .sde_to_rst = 0x10,     /* 14 cycles, 200us (JEDEC default) */
        .rst_to_cke = 0x23,     /* 33 cycles, 500us (JEDEC default) */
        .ddr_type = DDR_TYPE_DDR3,
        .refsel = 0,    /* Refresh cycles at 64KHz */
        .refr = 1,      /* 2 refresh commands per refresh cycle */
};

static struct mx6_ddr3_cfg mem_ddr = {
        .mem_speed = 800,
        .density = 4,
        .width = 16,
        .banks = 8,
        .rowaddr = 15,
        .coladdr = 10,
        .pagesz = 2,
        .trcd = 1375,
        .trcmin = 4875,
        .trasmin = 3500,
};

```
----------------------------------------------------------------------------------------------------------
