<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPDK: lib/pci/rte_pci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPDK
   &#160;<span id="projectnumber">23.11.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_be25e9ebe1cf72b0a6a9480e41191023.html">pci</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rte_pci.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rte__pci_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright(c) 2010-2015 Intel Corporation.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2013-2014 6WIND S.A.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef _RTE_PCI_H_</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define _RTE_PCI_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;inttypes.h&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;sys/types.h&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Conventional PCI and PCI-X Mode 1 devices have 256 bytes of</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * configuration space.  PCI-X Mode 2 and PCIe devices have 4096 bytes of</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * configuration space.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define RTE_PCI_CFG_SPACE_SIZE      256</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define RTE_PCI_CFG_SPACE_EXP_SIZE  4096</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define RTE_PCI_STD_HEADER_SIZEOF   64</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* Standard register offsets in the PCI configuration space */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define RTE_PCI_VENDOR_ID   0x00    </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define RTE_PCI_DEVICE_ID   0x02    </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RTE_PCI_COMMAND     0x04    </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define RTE_PCI_STATUS      0x06    </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define RTE_PCI_BASE_ADDRESS_0  0x10    </span><span class="comment">/* 32 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define RTE_PCI_CAPABILITY_LIST 0x34    </span><span class="comment">/* 32 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* PCI Command Register (RTE_PCI_COMMAND) */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RTE_PCI_COMMAND_MEMORY      0x2 </span><span class="comment">/* Enable response in Memory space */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define RTE_PCI_COMMAND_MASTER      0x4 </span><span class="comment">/* Bus Master Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define RTE_PCI_COMMAND_INTX_DISABLE    0x400   </span><span class="comment">/* INTx Emulation Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* PCI Status Register (RTE_PCI_STATUS) */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RTE_PCI_STATUS_CAP_LIST     0x10    </span><span class="comment">/* Support Capability List */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Base addresses (RTE_PCI_BASE_ADDRESS_*) */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RTE_PCI_BASE_ADDRESS_SPACE_IO   0x01</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Capability registers (RTE_PCI_CAPABILITY_LIST) */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_ID_PM       0x01    </span><span class="comment">/* Power Management */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_ID_MSI      0x05    </span><span class="comment">/* Message Signalled Interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_ID_VNDR     0x09    </span><span class="comment">/* Vendor-Specific */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_ID_EXP      0x10    </span><span class="comment">/* PCI Express */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_ID_MSIX     0x11    </span><span class="comment">/* MSI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_SIZEOF      4</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define RTE_PCI_CAP_NEXT        1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Power Management Registers (RTE_PCI_CAP_ID_PM) */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define RTE_PCI_PM_CTRL         4   </span><span class="comment">/* PM control and status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define RTE_PCI_PM_CTRL_STATE_MASK  0x0003  </span><span class="comment">/* Current power state (D0 to D3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define RTE_PCI_PM_CTRL_PME_ENABLE  0x0100  </span><span class="comment">/* PME pin enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define RTE_PCI_PM_CTRL_PME_STATUS  0x8000  </span><span class="comment">/* PME pin status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* PCI Express capability registers (RTE_PCI_CAP_ID_EXP) */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_TYPE_RC_EC      0xa </span><span class="comment">/* Root Complex Event Collector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVCTL      0x08    </span><span class="comment">/* Device Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVCTL_PAYLOAD  0x00e0  </span><span class="comment">/* Max_Payload_Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVCTL_READRQ   0x7000  </span><span class="comment">/* Max_Read_Request_Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVCTL_BCR_FLR  0x8000  </span><span class="comment">/* Bridge Configuration Retry / FLR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVSTA      0x0a    </span><span class="comment">/* Device Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVSTA_TRPND    0x0020  </span><span class="comment">/* Transactions Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_LNKCTL      0x10    </span><span class="comment">/* Link Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_LNKSTA      0x12    </span><span class="comment">/* Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_LNKSTA_CLS      0x000f  </span><span class="comment">/* Current Link Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_LNKSTA_NLW      0x03f0  </span><span class="comment">/* Negotiated Link Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_SLTCTL      0x18    </span><span class="comment">/* Slot Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_RTCTL       0x1c    </span><span class="comment">/* Root Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_DEVCTL2     0x28    </span><span class="comment">/* Device Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_LNKCTL2     0x30    </span><span class="comment">/* Link Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RTE_PCI_EXP_SLTCTL2     0x38    </span><span class="comment">/* Slot Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* MSI-X registers (RTE_PCI_CAP_ID_MSIX) */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_FLAGS      2   </span><span class="comment">/* Message Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_FLAGS_QSIZE    0x07ff  </span><span class="comment">/* Table size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_FLAGS_MASKALL  0x4000  </span><span class="comment">/* Mask all vectors for this function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_FLAGS_ENABLE   0x8000  </span><span class="comment">/* MSI-X enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_TABLE      4   </span><span class="comment">/* Table offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_TABLE_BIR      0x00000007 </span><span class="comment">/* BAR index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RTE_PCI_MSIX_TABLE_OFFSET   0xfffffff8 </span><span class="comment">/* Offset into specified BAR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Extended Capabilities (PCI-X 2.0 and Express) */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID(header)  (header &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_NEXT(header)    ((header &gt;&gt; 20) &amp; 0xffc)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_ERR      0x01    </span><span class="comment">/* Advanced Error Reporting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_DSN      0x03    </span><span class="comment">/* Device Serial Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_ACS      0x0d    </span><span class="comment">/* Access Control Services */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_SRIOV    0x10    </span><span class="comment">/* SR-IOV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_PRI      0x13    </span><span class="comment">/* Page Request Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RTE_PCI_EXT_CAP_ID_PASID    0x1b    </span><span class="comment">/* Process Address Space ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Advanced Error Reporting (RTE_PCI_EXT_CAP_ID_ERR) */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define RTE_PCI_ERR_UNCOR_STATUS    0x04    </span><span class="comment">/* Uncorrectable Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RTE_PCI_ERR_COR_STATUS      0x10    </span><span class="comment">/* Correctable Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RTE_PCI_ERR_ROOT_STATUS     0x30</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Access Control Service (RTE_PCI_EXT_CAP_ID_ACS) */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_CAP         0x04    </span><span class="comment">/* ACS Capability Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_CTRL        0x06    </span><span class="comment">/* ACS Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_SV          0x0001  </span><span class="comment">/* Source Validation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_RR          0x0004  </span><span class="comment">/* P2P Request Redirect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_CR          0x0008  </span><span class="comment">/* P2P Completion Redirect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_UF          0x0010  </span><span class="comment">/* Upstream Forwarding */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RTE_PCI_ACS_EC          0x0020  </span><span class="comment">/* P2P Egress Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Single Root I/O Virtualization (RTE_PCI_EXT_CAP_ID_SRIOV) */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_CAP       0x04    </span><span class="comment">/* SR-IOV Capabilities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_CTRL      0x08    </span><span class="comment">/* SR-IOV Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_INITIAL_VF    0x0c    </span><span class="comment">/* Initial VFs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_TOTAL_VF      0x0e    </span><span class="comment">/* Total VFs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_NUM_VF        0x10    </span><span class="comment">/* Number of VFs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_FUNC_LINK     0x12    </span><span class="comment">/* Function Dependency Link */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_VF_OFFSET     0x14    </span><span class="comment">/* First VF Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_VF_STRIDE     0x16    </span><span class="comment">/* Following VF Stride */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_VF_DID        0x1a    </span><span class="comment">/* VF Device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RTE_PCI_SRIOV_SUP_PGSIZE    0x1c    </span><span class="comment">/* Supported Page Sizes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Page Request Interface (RTE_PCI_EXT_CAP_ID_PRI) */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RTE_PCI_PRI_CTRL        0x04    </span><span class="comment">/* PRI control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RTE_PCI_PRI_CTRL_ENABLE     0x0001  </span><span class="comment">/* Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RTE_PCI_PRI_ALLOC_REQ       0x0c    </span><span class="comment">/* PRI max reqs allowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Process Address Space ID (RTE_PCI_EXT_CAP_ID_PASID) */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RTE_PCI_PASID_CTRL      0x06    </span><span class="comment">/* PASID control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a64e7444d7a5f880859b468e9575a2f93">  141</a></span>&#160;<span class="preprocessor">#define PCI_PRI_FMT &quot;%.4&quot;</span> PRIx32 &quot;:%.2&quot; PRIx8 &quot;:%.2&quot; PRIx8 &quot;.%&quot; PRIx8</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PCI_PRI_STR_SIZE sizeof(&quot;XXXXXXXX:XX:XX.X&quot;</span>)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#ab2dcb846f5f200aa46fff8800a406438">  145</a></span>&#160;<span class="preprocessor">#define PCI_SHORT_PRI_FMT &quot;%.2&quot;</span> PRIx8 &quot;:%.2&quot; PRIx8 &quot;.%&quot; PRIx8</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#ad52af66f187ca290ca0fe209d0f8c32a">  148</a></span>&#160;<span class="preprocessor">#define PCI_FMT_NVAL 4</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a7f4be3524d2cfbb5022a4c9157368439">  151</a></span>&#160;<span class="preprocessor">#define PCI_RESOURCE_FMT_NVAL 3</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a8a86d34e4f13c7aa7883dc9379b1eeb3">  154</a></span>&#160;<span class="preprocessor">#define PCI_MAX_RESOURCE 6</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structrte__pci__id.html">  160</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__pci__id.html">rte_pci_id</a> {</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structrte__pci__id.html#ae81ae81e0fbbe56602d14d9ed89e15c1">  161</a></span>&#160;    uint32_t <a class="code" href="structrte__pci__id.html#ae81ae81e0fbbe56602d14d9ed89e15c1">class_id</a>;            </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structrte__pci__id.html#abd60aba7846c925f784c3e89e2f54e45">  162</a></span>&#160;    uint16_t <a class="code" href="structrte__pci__id.html#abd60aba7846c925f784c3e89e2f54e45">vendor_id</a>;           </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structrte__pci__id.html#adc401e0e7465eda38f9444eeb6169a10">  163</a></span>&#160;    uint16_t <a class="code" href="structrte__pci__id.html#adc401e0e7465eda38f9444eeb6169a10">device_id</a>;           </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structrte__pci__id.html#a6acc9abcfadbfbf47d2269f323fc36b8">  164</a></span>&#160;    uint16_t <a class="code" href="structrte__pci__id.html#a6acc9abcfadbfbf47d2269f323fc36b8">subsystem_vendor_id</a>; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structrte__pci__id.html#a8a8b8a0ce1242424f0b4918890a0b6f7">  165</a></span>&#160;    uint16_t <a class="code" href="structrte__pci__id.html#a8a8b8a0ce1242424f0b4918890a0b6f7">subsystem_device_id</a>; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;};</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structrte__pci__addr.html">  171</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__pci__addr.html">rte_pci_addr</a> {</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structrte__pci__addr.html#a58d79605ad788be45faa26eef056b4f5">  172</a></span>&#160;    uint32_t <a class="code" href="structrte__pci__addr.html#a58d79605ad788be45faa26eef056b4f5">domain</a>;                </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structrte__pci__addr.html#a5262d4a80e6a0b6dce6fd57d4656786d">  173</a></span>&#160;    uint8_t <a class="code" href="structrte__pci__addr.html#a5262d4a80e6a0b6dce6fd57d4656786d">bus</a>;                    </div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structrte__pci__addr.html#aa799dbc408c1f960384b4ab8ed12e6cc">  174</a></span>&#160;    uint8_t <a class="code" href="structrte__pci__addr.html#aa799dbc408c1f960384b4ab8ed12e6cc">devid</a>;                  </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structrte__pci__addr.html#a974c3822230d6402909c0b90969ae8eb">  175</a></span>&#160;    uint8_t <span class="keyword">function</span>;               </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;};</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a53aca768a081fcf56089353d805ab77c">  179</a></span>&#160;<span class="preprocessor">#define RTE_PCI_ANY_ID (0xffff)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a13e5db1ce39cc8d13a6747e95e355275">  181</a></span>&#160;<span class="preprocessor">#define PCI_ANY_ID RTE_DEPRECATED(PCI_ANY_ID) RTE_PCI_ANY_ID</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define RTE_CLASS_ANY_ID (0xffffff)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#a3cb3e4bb4c1e4032aa695fd9e25bd915">  195</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="rte__pci_8h.html#a3cb3e4bb4c1e4032aa695fd9e25bd915">rte_pci_device_name</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__pci__addr.html">rte_pci_addr</a> *addr,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;             <span class="keywordtype">char</span> *output, <span class="keywordtype">size_t</span> size);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#ab60caca77a73d7e66ac59273a28f3d3b">  210</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__pci_8h.html#ab60caca77a73d7e66ac59273a28f3d3b">rte_pci_addr_cmp</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__pci__addr.html">rte_pci_addr</a> *addr,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;             <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__pci__addr.html">rte_pci_addr</a> *addr2);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="rte__pci_8h.html#af5ce12a97aa7683a7ca88bf589ea86e4">  226</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__pci_8h.html#af5ce12a97aa7683a7ca88bf589ea86e4">rte_pci_addr_parse</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *str, <span class="keyword">struct</span> <a class="code" href="structrte__pci__addr.html">rte_pci_addr</a> *addr);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTE_PCI_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="arte__pci_8h_html_a3cb3e4bb4c1e4032aa695fd9e25bd915"><div class="ttname"><a href="rte__pci_8h.html#a3cb3e4bb4c1e4032aa695fd9e25bd915">rte_pci_device_name</a></div><div class="ttdeci">void rte_pci_device_name(const struct rte_pci_addr *addr, char *output, size_t size)</div></div>
<div class="ttc" id="arte__pci_8h_html_ab60caca77a73d7e66ac59273a28f3d3b"><div class="ttname"><a href="rte__pci_8h.html#ab60caca77a73d7e66ac59273a28f3d3b">rte_pci_addr_cmp</a></div><div class="ttdeci">int rte_pci_addr_cmp(const struct rte_pci_addr *addr, const struct rte_pci_addr *addr2)</div></div>
<div class="ttc" id="arte__pci_8h_html_af5ce12a97aa7683a7ca88bf589ea86e4"><div class="ttname"><a href="rte__pci_8h.html#af5ce12a97aa7683a7ca88bf589ea86e4">rte_pci_addr_parse</a></div><div class="ttdeci">int rte_pci_addr_parse(const char *str, struct rte_pci_addr *addr)</div></div>
<div class="ttc" id="astructrte__pci__addr_html"><div class="ttname"><a href="structrte__pci__addr.html">rte_pci_addr</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00171">rte_pci.h:171</a></div></div>
<div class="ttc" id="astructrte__pci__addr_html_a5262d4a80e6a0b6dce6fd57d4656786d"><div class="ttname"><a href="structrte__pci__addr.html#a5262d4a80e6a0b6dce6fd57d4656786d">rte_pci_addr::bus</a></div><div class="ttdeci">uint8_t bus</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00173">rte_pci.h:173</a></div></div>
<div class="ttc" id="astructrte__pci__addr_html_a58d79605ad788be45faa26eef056b4f5"><div class="ttname"><a href="structrte__pci__addr.html#a58d79605ad788be45faa26eef056b4f5">rte_pci_addr::domain</a></div><div class="ttdeci">uint32_t domain</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00172">rte_pci.h:172</a></div></div>
<div class="ttc" id="astructrte__pci__addr_html_aa799dbc408c1f960384b4ab8ed12e6cc"><div class="ttname"><a href="structrte__pci__addr.html#aa799dbc408c1f960384b4ab8ed12e6cc">rte_pci_addr::devid</a></div><div class="ttdeci">uint8_t devid</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00174">rte_pci.h:174</a></div></div>
<div class="ttc" id="astructrte__pci__id_html"><div class="ttname"><a href="structrte__pci__id.html">rte_pci_id</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00160">rte_pci.h:160</a></div></div>
<div class="ttc" id="astructrte__pci__id_html_a6acc9abcfadbfbf47d2269f323fc36b8"><div class="ttname"><a href="structrte__pci__id.html#a6acc9abcfadbfbf47d2269f323fc36b8">rte_pci_id::subsystem_vendor_id</a></div><div class="ttdeci">uint16_t subsystem_vendor_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00164">rte_pci.h:164</a></div></div>
<div class="ttc" id="astructrte__pci__id_html_a8a8b8a0ce1242424f0b4918890a0b6f7"><div class="ttname"><a href="structrte__pci__id.html#a8a8b8a0ce1242424f0b4918890a0b6f7">rte_pci_id::subsystem_device_id</a></div><div class="ttdeci">uint16_t subsystem_device_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00165">rte_pci.h:165</a></div></div>
<div class="ttc" id="astructrte__pci__id_html_abd60aba7846c925f784c3e89e2f54e45"><div class="ttname"><a href="structrte__pci__id.html#abd60aba7846c925f784c3e89e2f54e45">rte_pci_id::vendor_id</a></div><div class="ttdeci">uint16_t vendor_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00162">rte_pci.h:162</a></div></div>
<div class="ttc" id="astructrte__pci__id_html_adc401e0e7465eda38f9444eeb6169a10"><div class="ttname"><a href="structrte__pci__id.html#adc401e0e7465eda38f9444eeb6169a10">rte_pci_id::device_id</a></div><div class="ttdeci">uint16_t device_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00163">rte_pci.h:163</a></div></div>
<div class="ttc" id="astructrte__pci__id_html_ae81ae81e0fbbe56602d14d9ed89e15c1"><div class="ttname"><a href="structrte__pci__id.html#ae81ae81e0fbbe56602d14d9ed89e15c1">rte_pci_id::class_id</a></div><div class="ttdeci">uint32_t class_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__pci_8h_source.html#l00161">rte_pci.h:161</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
