#Top file: Hog searches for the top file with name format top_<project>.vhd
logic/top_papero.vhd

#Packages
logic/intel_package.vhd
logic/paperoPackage.vhd 08
logic/basic_functions/basic_package.vhd

#Basic functions
logic/basic_functions/sync_stage.vhd
logic/basic_functions/sync_edge.vhd
logic/basic_functions/shift_register.vhd
logic/basic_functions/pulse_generator.vhd
logic/basic_functions/parametric_fifo_synch.vhd
logic/basic_functions/parametric_fifo_dp.vhd
logic/basic_functions/edge_detector.vhd
logic/basic_functions/edge_detector_2.vhd
logic/basic_functions/delay_timer.vhd
logic/basic_functions/counter.vhd
logic/basic_functions/clock_divider.vhd
logic/basic_functions/clock_divider_2.vhd
logic/basic_functions/CRC32.vhd
logic/basic_functions/PRBS8.vhd
logic/basic_functions/PRBS32.vhd
logic/basic_functions/HighHold.vhd

#Qsys IPs: regenerate the IP for each new build
#Add the qip if you want to generate it only once
ip/soc_system/soc_system.qsys noadd --synthesis=VHDL

#Other IPs
ip/edge_detect/altera_edge_detector.v
ip/debounce/debounce.v
ip/altsource_probe/hps_reset.qip

#Project-specific files
logic/registerArray.vhd 08
logic/Config_Receiver.vhd
logic/WR_Timer.vhd
logic/hkReader.vhd
logic/HPS_intf.vhd
logic/Test_Unit.vhd
logic/FastData_Transmitter.vhd
logic/trigBusyLogic.vhd
logic/TdaqModule.vhd
logic/metaDataFifo.vhd
