# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250312_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v" \
"../../../../250312_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v" \
"../../../../250312_stopwatch_dot.srcs/sim_1/imports/new/tb_stopwatch.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
