

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 27 11:07:24 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          766
LUT:           1871
FF:            2277
DSP:             25
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.541
CP achieved post-implementation:    8.673
Timing met
