{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 12:54:17 2013 " "Info: Processing started: Tue Oct 22 12:54:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartcom-uart " "Info: Found design unit 1: uartcom-uart" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/uart.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uartcom " "Info: Found entity 1: uartcom" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/uart.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file recode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recode-Gate_level " "Info: Found design unit 1: recode-Gate_level" {  } { { "recode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/recode.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 recode " "Info: Found entity 1: recode" {  } { { "recode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/recode.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-structure " "Info: Found design unit 1: main-structure" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intercon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon-structure " "Info: Found design unit 1: intercon-structure" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/intercon.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 intercon " "Info: Found entity 1: intercon" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/intercon.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Gate_level " "Info: Found design unit 1: decode-Gate_level" {  } { { "decode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/decode.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/decode.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code-failure " "Info: Found design unit 1: code-failure" {  } { { "code.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/code.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 code " "Info: Found entity 1: code" {  } { { "code.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/code.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uartcom uartcom:u A:uart " "Info: Elaborating entity \"uartcom\" using architecture \"A:uart\" for hierarchy \"uartcom:u\"" {  } { { "main.vhd" "u" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decode decode:d A:gate_level " "Info: Elaborating entity \"decode\" using architecture \"A:gate_level\" for hierarchy \"decode:d\"" {  } { { "main.vhd" "d" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code code:c A:failure " "Info: Elaborating entity \"code\" using architecture \"A:failure\" for hierarchy \"code:c\"" {  } { { "main.vhd" "c" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "recode recode:r A:gate_level " "Info: Elaborating entity \"recode\" using architecture \"A:gate_level\" for hierarchy \"recode:r\"" {  } { { "main.vhd" "r" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "intercon intercon:i A:structure " "Info: Elaborating entity \"intercon\" using architecture \"A:structure\" for hierarchy \"intercon:i\"" {  } { { "main.vhd" "i" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "main.vhd" "pll_inst" { Text "D:/altera/project/fpga_competition - system clock 10M/main.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
