verilog xil_defaultlib --include "../../../../freq.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/6b56/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/7cca/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ip/system_xlc_reset_0/sim/system_xlc_reset_0.v" \
"../../../bd/system/ip/system_signal_decoder_0_0/sim/system_signal_decoder_0_0.v" \
"../../../bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" \
"../../../bd/system/ip/system_frequency_counter_0_0/sim/system_frequency_counter_0_0.v" \
"../../../bd/system/ip/system_square_wave_0_0/sim/system_square_wave_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
