#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan  8 13:33:20 2023
# Process ID: 14752
# Current directory: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2
# Command line: vivado.exe -log device.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source device.tcl -notrace
# Log file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device.vdi
# Journal file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2\vivado.jou
# Running On: LAPTOP-VMLVOQLM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source device.tcl -notrace
Command: link_design -top device -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'd:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clkwiz'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1271.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkwiz/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkwiz/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkwiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1900.762 ; gain = 620.027
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkwiz/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1900.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 560 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 560 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 1900.762 ; gain = 629.395
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.762 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6f2b23994bd3347f.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2247.938 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 145309305

Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2247.938 ; gain = 206.590

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1511937c3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2247.938 ; gain = 206.590
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17583244d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2247.938 ; gain = 206.590
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 151357e44

Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2247.938 ; gain = 206.590
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Sweep, 1887 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 151357e44

Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2247.938 ; gain = 206.590
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 151357e44

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2247.938 ; gain = 206.590
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 16 modules.
INFO: [Opt 31-75] Optimized module 'byte_to_mem'.
INFO: [Opt 31-75] Optimized module 'clk_x_pntrs'.
INFO: [Opt 31-75] Optimized module 'clk_x_pntrs_7'.
INFO: [Opt 31-75] Optimized module 'counter_with_inc'.
INFO: [Opt 31-75] Optimized module 'device'.
INFO: [Opt 31-75] Optimized module 'ila_0_ila_v6_2_12_ila_register'.
INFO: [Opt 31-75] Optimized module 'ila_0_ltlib_v1_0_0_generic_memrd'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4'.
INFO: [Opt 31-75] Optimized module 'rd_bin_cntr'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_0_bus_ctl_cnt'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_0_if_static_status'.
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1_4 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT2_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1_8 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6_126, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1_9 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_6_LUT1_10 into driver instance ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_6_LUT6_272, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_6_LUT1_5 into driver instance ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_6_LUT2_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/xsdbm_v3_0_0_bu4_LUT1_2 into driver instance dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/xsdbm_v3_0_0_bu4_LUT5_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter master_count/counter_with_in1_LUT1_42 into driver instance master_count/counter_with_in1_LUT3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter master_count/counter_with_in1_LUT1_18 into driver instance master_count/counter_with_in1_LUT2_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 7 Resynthesis | Checksum: 1bb82d567

Time (s): cpu = 00:02:38 ; elapsed = 00:02:35 . Memory (MB): peak = 2570.430 ; gain = 529.082
INFO: [Opt 31-389] Phase Resynthesis created 19538 cells and removed 24929 cells
INFO: [Opt 31-1021] In phase Resynthesis, 1890 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bb82d567

Time (s): cpu = 00:02:38 ; elapsed = 00:02:36 . Memory (MB): peak = 2570.430 ; gain = 529.082
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              47  |                                           1887  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |           19538  |           24929  |                                           1890  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2570.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10fe7fffe

Time (s): cpu = 00:02:54 ; elapsed = 00:02:51 . Memory (MB): peak = 2570.430 ; gain = 529.082

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2570.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10fe7fffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2570.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 2570.430 ; gain = 669.668
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2570.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2570.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file device_drc_opted.rpt -pb device_drc_opted.pb -rpx device_drc_opted.rpx
Command: report_drc -file device_drc_opted.rpt -pb device_drc_opted.pb -rpx device_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2570.430 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2570.430 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6f891bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2570.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2570.430 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e48963be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.430 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1088162e5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1088162e5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 1 Placer Initialization | Checksum: 1088162e5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b8e221c8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ae0a6fb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ae0a6fb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1153 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 526 nets or LUTs. Breaked 0 LUT, combined 526 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1041 to 530. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 530.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2871.031 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            526  |                   526  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            526  |                   526  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 198beda54

Time (s): cpu = 00:02:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 2.4 Global Placement Core | Checksum: 10c937cb2

Time (s): cpu = 00:02:11 ; elapsed = 00:01:24 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 2 Global Placement | Checksum: 10c937cb2

Time (s): cpu = 00:02:11 ; elapsed = 00:01:24 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fbc15763

Time (s): cpu = 00:02:20 ; elapsed = 00:01:29 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f499a27d

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b30b81fd

Time (s): cpu = 00:02:53 ; elapsed = 00:01:56 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15750f67b

Time (s): cpu = 00:02:53 ; elapsed = 00:01:56 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1938814cd

Time (s): cpu = 00:03:18 ; elapsed = 00:02:21 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ba65eecf

Time (s): cpu = 00:03:23 ; elapsed = 00:02:27 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fd9e4a32

Time (s): cpu = 00:03:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 3 Detail Placement | Checksum: 1fd9e4a32

Time (s): cpu = 00:03:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22793ea95

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.127 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e1295a30

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2871.031 ; gain = 0.000
INFO: [Place 46-33] Processed net mem_in_A/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net mem_out_control/save_mem[1023], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14b6fc5a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2871.031 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22793ea95

Time (s): cpu = 00:04:06 ; elapsed = 00:02:55 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.127. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1daabdc2f

Time (s): cpu = 00:04:06 ; elapsed = 00:02:56 . Memory (MB): peak = 2871.031 ; gain = 300.602

Time (s): cpu = 00:04:06 ; elapsed = 00:02:56 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 4.1 Post Commit Optimization | Checksum: 1daabdc2f

Time (s): cpu = 00:04:07 ; elapsed = 00:02:56 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1daabdc2f

Time (s): cpu = 00:04:08 ; elapsed = 00:02:57 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1daabdc2f

Time (s): cpu = 00:04:08 ; elapsed = 00:02:57 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 4.3 Placer Reporting | Checksum: 1daabdc2f

Time (s): cpu = 00:04:09 ; elapsed = 00:02:58 . Memory (MB): peak = 2871.031 ; gain = 300.602

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2871.031 ; gain = 0.000

Time (s): cpu = 00:04:09 ; elapsed = 00:02:58 . Memory (MB): peak = 2871.031 ; gain = 300.602
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16fae73cf

Time (s): cpu = 00:04:09 ; elapsed = 00:02:58 . Memory (MB): peak = 2871.031 ; gain = 300.602
Ending Placer Task | Checksum: c782ef04

Time (s): cpu = 00:04:10 ; elapsed = 00:02:59 . Memory (MB): peak = 2871.031 ; gain = 300.602
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:14 ; elapsed = 00:03:02 . Memory (MB): peak = 2871.031 ; gain = 300.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.031 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2871.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file device_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2871.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file device_utilization_placed.rpt -pb device_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file device_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2871.031 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5f59fea6 ConstDB: 0 ShapeSum: 6828f05e RouteDB: 0
Post Restoration Checksum: NetGraph: 57258efe NumContArr: 6a0a782e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c130072c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2963.559 ; gain = 72.645

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c130072c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2963.559 ; gain = 72.645

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c130072c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2963.559 ; gain = 72.645
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bfeb6403

Time (s): cpu = 00:01:40 ; elapsed = 00:01:09 . Memory (MB): peak = 3030.066 ; gain = 139.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.500  | TNS=0.000  | WHS=-0.352 | THS=-1891.979|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 29e97499b

Time (s): cpu = 00:02:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3060.254 ; gain = 169.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.500  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 24723d41e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3060.254 ; gain = 169.340

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 73777
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 73777
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2286a82a4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3060.254 ; gain = 169.340

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2286a82a4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3060.254 ; gain = 169.340
Phase 3 Initial Routing | Checksum: 1ab2df038

Time (s): cpu = 00:03:34 ; elapsed = 00:02:13 . Memory (MB): peak = 3205.848 ; gain = 314.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16433
 Number of Nodes with overlaps = 1032
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.882  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 87fe3e06

Time (s): cpu = 00:07:22 ; elapsed = 00:05:16 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.882  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11ac87f59

Time (s): cpu = 00:07:25 ; elapsed = 00:05:19 . Memory (MB): peak = 3205.996 ; gain = 315.082
Phase 4 Rip-up And Reroute | Checksum: 11ac87f59

Time (s): cpu = 00:07:26 ; elapsed = 00:05:19 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11ac87f59

Time (s): cpu = 00:07:26 ; elapsed = 00:05:20 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ac87f59

Time (s): cpu = 00:07:26 ; elapsed = 00:05:20 . Memory (MB): peak = 3205.996 ; gain = 315.082
Phase 5 Delay and Skew Optimization | Checksum: 11ac87f59

Time (s): cpu = 00:07:26 ; elapsed = 00:05:20 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180801f67

Time (s): cpu = 00:07:39 ; elapsed = 00:05:28 . Memory (MB): peak = 3205.996 ; gain = 315.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.890  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ff2e9811

Time (s): cpu = 00:07:39 ; elapsed = 00:05:28 . Memory (MB): peak = 3205.996 ; gain = 315.082
Phase 6 Post Hold Fix | Checksum: ff2e9811

Time (s): cpu = 00:07:40 ; elapsed = 00:05:29 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.8695 %
  Global Horizontal Routing Utilization  = 25.7947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e793a831

Time (s): cpu = 00:07:41 ; elapsed = 00:05:29 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e793a831

Time (s): cpu = 00:07:41 ; elapsed = 00:05:30 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bd49e386

Time (s): cpu = 00:07:50 ; elapsed = 00:05:39 . Memory (MB): peak = 3205.996 ; gain = 315.082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.890  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bd49e386

Time (s): cpu = 00:08:02 ; elapsed = 00:05:46 . Memory (MB): peak = 3205.996 ; gain = 315.082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:02 ; elapsed = 00:05:46 . Memory (MB): peak = 3205.996 ; gain = 315.082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:33 ; elapsed = 00:06:03 . Memory (MB): peak = 3205.996 ; gain = 334.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3205.996 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3205.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3205.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file device_drc_routed.rpt -pb device_drc_routed.pb -rpx device_drc_routed.rpx
Command: report_drc -file device_drc_routed.rpt -pb device_drc_routed.pb -rpx device_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file device_methodology_drc_routed.rpt -pb device_methodology_drc_routed.pb -rpx device_methodology_drc_routed.rpx
Command: report_methodology -file device_methodology_drc_routed.rpt -pb device_methodology_drc_routed.pb -rpx device_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3205.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file device_power_routed.rpt -pb device_power_summary_routed.pb -rpx device_power_routed.rpx
Command: report_power -file device_power_routed.rpt -pb device_power_summary_routed.pb -rpx device_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file device_route_status.rpt -pb device_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3238.539 ; gain = 32.543
INFO: [runtcl-4] Executing : report_incremental_reuse -file device_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file device_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file device_bus_skew_routed.rpt -pb device_bus_skew_routed.pb -rpx device_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 13:49:16 2023...
