// Seed: 739559353
module module_0 (
    input  wire id_0,
    output tri1 module_0,
    output tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input  wand id_5
);
  wire id_7;
  initial begin
    wait (1);
  end
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    inout wand id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wire id_14,
    output uwire id_15,
    output uwire id_16,
    input uwire id_17,
    output uwire id_18,
    input wor id_19,
    input tri id_20,
    input wor id_21,
    input supply0 id_22,
    input tri id_23,
    input tri id_24
);
  assign id_13 = 1;
  module_0(
      id_20, id_1, id_18, id_8, id_13, id_17
  );
endmodule
