{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572296253366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572296253376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 17:57:33 2019 " "Processing started: Mon Oct 28 17:57:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572296253376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296253376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula1 -c Aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula1 -c Aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296253376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572296254194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572296254194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-arc_banco " "Found design unit 1: banco-arc_banco" {  } { { "BANCO.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/BANCO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "BANCO.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/BANCO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-LCD_DISPLAY_arch " "Found design unit 1: lcd-LCD_DISPLAY_arch" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/lcd.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/lcd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula1-arch_Aula1 " "Found design unit 1: Aula1-arch_Aula1" {  } { { "Aula1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/Aula1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula1 " "Found entity 1: Aula1" {  } { { "Aula1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/Aula1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arc_pc " "Found design unit 1: pc-arc_pc" {  } { { "PC.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263668 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arc_somador " "Found design unit 1: somador-arc_somador" {  } { { "SOMADOR.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/SOMADOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263683 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "SOMADOR.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/SOMADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arc_rom " "Found design unit 1: rom-arc_rom" {  } { { "ROM.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263683 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch_CPU " "Found design unit 1: CPU-arch_CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arc_MUX2_1 " "Found design unit 1: MUX2_1-arc_MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIDADECONTROLE-arc_UNIDADECONTROLE " "Found design unit 1: UNIDADECONTROLE-arc_UNIDADECONTROLE" {  } { { "UNIDADECONTROLE.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/UNIDADECONTROLE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNIDADECONTROLE " "Found entity 1: UNIDADECONTROLE" {  } { { "UNIDADECONTROLE.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/UNIDADECONTROLE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572296263699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296263699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572296263824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigOutRead CPU.vhd(60) " "Verilog HDL or VHDL warning at CPU.vhd(60): object \"sigOutRead\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572296263824 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigOutWrite CPU.vhd(61) " "Verilog HDL or VHDL warning at CPU.vhd(61): object \"sigOutWrite\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572296263824 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sigREAD CPU.vhd(67) " "VHDL Signal Declaration warning at CPU.vhd(67): used implicit default value for signal \"sigREAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572296263824 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sigWRITE CPU.vhd(68) " "VHDL Signal Declaration warning at CPU.vhd(68): used implicit default value for signal \"sigWRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572296263824 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UNIDADECONTROLE UNIDADECONTROLE:unidadecontrole " "Elaborating entity \"UNIDADECONTROLE\" for hierarchy \"UNIDADECONTROLE:unidadecontrole\"" {  } { { "CPU.vhd" "unidadecontrole" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "CPU.vhd" "rom" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "CPU.vhd" "pc" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador " "Elaborating entity \"somador\" for hierarchy \"somador:somador\"" {  } { { "CPU.vhd" "somador" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:muxPC " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:muxPC\"" {  } { { "CPU.vhd" "muxPC" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "CPU.vhd" "ula" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:muxInBULA " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:muxInBULA\"" {  } { { "CPU.vhd" "muxInBULA" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco banco:banco " "Elaborating entity \"banco\" for hierarchy \"banco:banco\"" {  } { { "CPU.vhd" "banco" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296263886 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[0\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[0\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[1\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[1\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[2\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[2\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[3\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[3\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[4\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[4\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[5\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[5\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[6\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[6\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxBANCO\|outMux\[7\] " "Converted tri-state buffer \"MUX2_1:muxBANCO\|outMux\[7\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[0\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[0\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[1\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[1\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[2\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[2\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[3\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[3\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[4\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[4\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[5\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[5\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[6\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[6\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInCULA\|outMux\[7\] " "Converted tri-state buffer \"MUX2_1:muxInCULA\|outMux\[7\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[0\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[0\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[1\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[1\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[2\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[2\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[3\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[3\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[4\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[4\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[5\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[5\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[6\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[6\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxInBULA\|outMux\[7\] " "Converted tri-state buffer \"MUX2_1:muxInBULA\|outMux\[7\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ula:ula\|flagCarry " "Converted tri-state buffer \"ula:ula\|flagCarry\" feeding internal logic into a wire" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[0\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[0\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[1\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[1\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[2\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[2\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[3\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[3\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[4\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[4\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[5\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[5\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[6\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[6\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[7\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[7\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[8\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[8\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[9\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[9\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[10\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[10\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX2_1:muxPC\|outMux\[11\] " "Converted tri-state buffer \"MUX2_1:muxPC\|outMux\[11\]\" feeding internal logic into a wire" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572296264105 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572296264105 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "banco:banco\|ram " "RAM logic \"banco:banco\|ram\" is uninferred due to asynchronous read logic" {  } { { "BANCO.vhd" "ram" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/BANCO.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572296264136 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572296264136 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[0\] MUX2_1:muxBANCO\|outMux\[0\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[0\]\" to the node \"MUX2_1:muxBANCO\|outMux\[0\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[1\] MUX2_1:muxBANCO\|outMux\[1\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[1\]\" to the node \"MUX2_1:muxBANCO\|outMux\[1\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[2\] MUX2_1:muxBANCO\|outMux\[2\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[2\]\" to the node \"MUX2_1:muxBANCO\|outMux\[2\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[3\] MUX2_1:muxBANCO\|outMux\[3\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[3\]\" to the node \"MUX2_1:muxBANCO\|outMux\[3\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[4\] MUX2_1:muxBANCO\|outMux\[4\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[4\]\" to the node \"MUX2_1:muxBANCO\|outMux\[4\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[5\] MUX2_1:muxBANCO\|outMux\[5\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[5\]\" to the node \"MUX2_1:muxBANCO\|outMux\[5\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[6\] MUX2_1:muxBANCO\|outMux\[6\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[6\]\" to the node \"MUX2_1:muxBANCO\|outMux\[6\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ula:ula\|outA\[7\] MUX2_1:muxBANCO\|outMux\[7\] " "Converted the fan-out from the tri-state buffer \"ula:ula\|outA\[7\]\" to the node \"MUX2_1:muxBANCO\|outMux\[7\]\" into an OR gate" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572296264477 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572296264477 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[0\]~synth " "Node \"ula:ula\|outA\[0\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[1\]~synth " "Node \"ula:ula\|outA\[1\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[2\]~synth " "Node \"ula:ula\|outA\[2\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[3\]~synth " "Node \"ula:ula\|outA\[3\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[4\]~synth " "Node \"ula:ula\|outA\[4\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[5\]~synth " "Node \"ula:ula\|outA\[5\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[6\]~synth " "Node \"ula:ula\|outA\[6\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ula:ula\|outA\[7\]~synth " "Node \"ula:ula\|outA\[7\]~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/ULA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572296264508 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572296264508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[0\] GND " "Pin \"adress\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|adress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[2\] GND " "Pin \"adress\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|adress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[4\] GND " "Pin \"adress\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|adress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[6\] GND " "Pin \"adress\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|adress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readEnable GND " "Pin \"readEnable\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|readEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeEnable GND " "Pin \"writeEnable\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/uP_M3LLO/Quartus/LABs - Design de Computadores/Aula1/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572296264508 "|CPU|writeEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572296264508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572296264570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572296264867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572296265117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572296265117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572296265258 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572296265258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572296265258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572296265258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572296265289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 17:57:45 2019 " "Processing ended: Mon Oct 28 17:57:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572296265289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572296265289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572296265289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572296265289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572296274575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572296274591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 17:57:54 2019 " "Processing started: Mon Oct 28 17:57:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572296274591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572296274591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Aula1 -c Aula1 --netlist_type=sgate " "Command: quartus_npp Aula1 -c Aula1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572296274591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1572296274888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572296274919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 17:57:54 2019 " "Processing ended: Mon Oct 28 17:57:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572296274919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572296274919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572296274919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572296274919 ""}
