Classic Timing Analyzer report for cmpt_bcd
Mon Mar 07 14:27:55 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.272 ns                                       ; ena      ; d_int[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.019 ns                                       ; d_int[0] ; retenue  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.089 ns                                       ; ena      ; d_int[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[3] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[2] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[2] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[0] ; d_int[0] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[1] ; d_int[1] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[3] ; d_int[3] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; d_int[2] ; d_int[2] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 0.272 ns   ; ena  ; d_int[0] ; clk      ;
; N/A   ; None         ; 0.272 ns   ; ena  ; d_int[1] ; clk      ;
; N/A   ; None         ; 0.272 ns   ; ena  ; d_int[3] ; clk      ;
; N/A   ; None         ; 0.159 ns   ; ena  ; d_int[2] ; clk      ;
+-------+--------------+------------+------+----------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+----------+---------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To      ; From Clock ;
+-------+--------------+------------+----------+---------+------------+
; N/A   ; None         ; 8.019 ns   ; d_int[0] ; retenue ; clk        ;
; N/A   ; None         ; 7.658 ns   ; d_int[1] ; retenue ; clk        ;
; N/A   ; None         ; 7.562 ns   ; d_int[2] ; retenue ; clk        ;
; N/A   ; None         ; 7.512 ns   ; d_int[3] ; retenue ; clk        ;
; N/A   ; None         ; 6.710 ns   ; d_int[3] ; d[3]    ; clk        ;
; N/A   ; None         ; 6.693 ns   ; d_int[2] ; d[2]    ; clk        ;
; N/A   ; None         ; 6.680 ns   ; d_int[1] ; d[1]    ; clk        ;
; N/A   ; None         ; 6.665 ns   ; d_int[0] ; d[0]    ; clk        ;
+-------+--------------+------------+----------+---------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.089 ns  ; ena  ; d_int[2] ; clk      ;
; N/A           ; None        ; -0.024 ns ; ena  ; d_int[0] ; clk      ;
; N/A           ; None        ; -0.024 ns ; ena  ; d_int[1] ; clk      ;
; N/A           ; None        ; -0.024 ns ; ena  ; d_int[3] ; clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Mar 07 14:27:55 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmpt_bcd -c cmpt_bcd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 405.02 MHz between source register "d_int[0]" and destination register "d_int[2]"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
            Info: 2: + IC(0.405 ns) + CELL(0.545 ns) = 0.950 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 1; COMB Node = 'd_int[2]~1'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.046 ns; Loc. = LCFF_X49_Y6_N13; Fanout = 5; REG Node = 'd_int[2]'
            Info: Total cell delay = 0.641 ns ( 61.28 % )
            Info: Total interconnect delay = 0.405 ns ( 38.72 % )
        Info: - Smallest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.153 ns) + CELL(0.602 ns) = 2.629 ns; Loc. = LCFF_X49_Y6_N13; Fanout = 5; REG Node = 'd_int[2]'
                Info: Total cell delay = 1.476 ns ( 56.14 % )
                Info: Total interconnect delay = 1.153 ns ( 43.86 % )
            Info: - Longest clock path from clock "clk" to source register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.150 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
                Info: Total cell delay = 1.476 ns ( 56.21 % )
                Info: Total interconnect delay = 1.150 ns ( 43.79 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "d_int[0]" (data pin = "ena", clock pin = "clk") is 0.272 ns
    Info: + Longest pin to register delay is 2.936 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'
        Info: 2: + IC(1.152 ns) + CELL(0.758 ns) = 2.936 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
        Info: Total cell delay = 1.784 ns ( 60.76 % )
        Info: Total interconnect delay = 1.152 ns ( 39.24 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.150 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
        Info: Total cell delay = 1.476 ns ( 56.21 % )
        Info: Total interconnect delay = 1.150 ns ( 43.79 % )
Info: tco from clock "clk" to destination pin "retenue" through register "d_int[0]" is 8.019 ns
    Info: + Longest clock path from clock "clk" to source register is 2.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.150 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
        Info: Total cell delay = 1.476 ns ( 56.21 % )
        Info: Total interconnect delay = 1.150 ns ( 43.79 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y6_N25; Fanout = 6; REG Node = 'd_int[0]'
        Info: 2: + IC(0.855 ns) + CELL(0.541 ns) = 1.396 ns; Loc. = LCCOMB_X49_Y6_N16; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.880 ns) + CELL(2.840 ns) = 5.116 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'retenue'
        Info: Total cell delay = 3.381 ns ( 66.09 % )
        Info: Total interconnect delay = 1.735 ns ( 33.91 % )
Info: th for register "d_int[2]" (data pin = "ena", clock pin = "clk") is 0.089 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.153 ns) + CELL(0.602 ns) = 2.629 ns; Loc. = LCFF_X49_Y6_N13; Fanout = 5; REG Node = 'd_int[2]'
        Info: Total cell delay = 1.476 ns ( 56.14 % )
        Info: Total interconnect delay = 1.153 ns ( 43.86 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.826 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'
        Info: 2: + IC(1.183 ns) + CELL(0.521 ns) = 2.730 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 1; COMB Node = 'd_int[2]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.826 ns; Loc. = LCFF_X49_Y6_N13; Fanout = 5; REG Node = 'd_int[2]'
        Info: Total cell delay = 1.643 ns ( 58.14 % )
        Info: Total interconnect delay = 1.183 ns ( 41.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon Mar 07 14:27:56 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


