# RISC-V-Reference-SoC-Tapeout-Program
Participated in the RISC-V Reference SoC Tapeout Program (VSD + IIT Gandhinagar). Gained hands-on experience in full SoC design flow — RTL to Tapeout using Synopsys EDA tools &amp; SCL180nm PDK.
# 🚀 RISC-V Reference SoC Tapeout Program

![RISC-V](https://img.shields.io/badge/RISC--V-Open--ISA-blue)
![SoC](https://img.shields.io/badge/SoC-Design-orange)
![EDA](https://img.shields.io/badge/EDA-Synopsys-green)
![PDK](https://img.shields.io/badge/PDK-SCL180nm-red)
![Status](https://img.shields.io/badge/Status-Completed-success)

---

## 📖 About the Program
I participated in the **RISC-V Reference SoC Tapeout Program**, a **20-week intensive training** jointly organized by **VLSI System Design (VSD)** and **IIT Gandhinagar**.  

This program provided **end-to-end exposure** to the **System-on-Chip (SoC) design flow**, starting from RTL design all the way to tapeout and post-silicon validation, using **industry-standard EDA tools and PDKs**.

---

## 🎯 Objectives
- Build a **reference RISC-V SoC** integrating 20+ IPs  
- Provide **hands-on experience** with industry tapeout methodology  
- Enable **students and professionals** to transition designs from simulation to real silicon  
- Contribute to **India’s semiconductor ecosystem** through skill development and open SoC methodologies  

---

## 🛠️ Tools & Technology
- **ISA**: RISC-V (Open-Source Instruction Set Architecture)  
- **EDA Tools**: Synopsys Design Compiler, IC Compiler II, PrimeTime, VCS  
- **PDK**: SCL180nm  
- **Languages**: Verilog HDL, SystemVerilog (for verification)  
- **Simulation & Verification**: RTL simulation, Gate-Level Simulation (GLS)  
- **Physical Design**: Floorplanning, Placement, CTS, Routing, DRC/LVS signoff  

---

## 📚 Program Structure (20 Weeks)
1. **🔹 Week 1–2:** Environment setup, RTL basics, and Verilog simulation  
2. **🔹 Week 3–6:** RISC-V RTL design, testbenches, and verification  
3. **🔹 Week 7–10:** Logic synthesis, STA, and Gate-Level Simulation  
4. **🔹 Week 11–15:** Physical design – Floorplanning, Placement, CTS, Routing  
5. **🔹 Week 16–18:** Timing closure, Power analysis, DRC/LVS checks  
6. **🔹 Week 19:** Final sign-off and tapeout preparation  
7. **🔹 Week 20:** Post-silicon validation methodology  

---

## 📌 Key Learnings
- ✅ Practical exposure to **end-to-end SoC design cycle**  
- ✅ Integration of **20+ IPs into a RISC-V based SoC**  
- ✅ Real-world **EDA flow** using Synopsys tools and foundry PDK  
- ✅ Hands-on **synthesis, timing closure, and signoff checks**  
- ✅ Understanding of **tapeout process & post-silicon bring-up**  

---

## 🌟 Program Impact
This program helped me gain **industry-grade SoC design experience**, bridging the gap between **academic learning** and **real-world chip development**.  

It also contributes towards **India’s semiconductor mission** by building skilled engineers capable of handling **complex SoC tapeouts**.

---

## 📷 Visual Workflow

```mermaid
flowchart LR
    A[RTL Design] --> B[Simulation & Verification]
    B --> C[Synthesis & STA]
    C --> D[Gate-Level Simulation]
    D --> E[Physical Design]
    E --> F[Sign-off: DRC/LVS/Timing]
    F --> G[Tapeout]
    G --> H[Post-Silicon Validation]
