

================================================================
== Vitis HLS Report for 'dct_2d'
================================================================
* Date:           Mon Mar  6 13:53:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      442|      442|  4.420 us|  4.420 us|  442|  442|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_1d_fu_323                                                     |dct_1d                                                     |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     600|    542|    -|
|Memory           |        2|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       -|    576|    -|
|Register         |        -|    -|     283|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    8|    1011|   1180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_323                                                     |dct_1d                                                     |        0|   8|  520|  216|    0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  156|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   8|  600|  542|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U    |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                 |        2| 128|  16|    0|   192|  160|    10|         3072|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_406_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_447_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_400_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln54_fu_441_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          17|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |col_inbuf_1_address0          |  14|          3|    3|          9|
    |col_inbuf_1_ce0               |  14|          3|    1|          3|
    |col_inbuf_1_we0               |   9|          2|    1|          2|
    |col_inbuf_2_address0          |  14|          3|    3|          9|
    |col_inbuf_2_ce0               |  14|          3|    1|          3|
    |col_inbuf_2_we0               |   9|          2|    1|          2|
    |col_inbuf_3_address0          |  14|          3|    3|          9|
    |col_inbuf_3_ce0               |  14|          3|    1|          3|
    |col_inbuf_3_we0               |   9|          2|    1|          2|
    |col_inbuf_4_address0          |  14|          3|    3|          9|
    |col_inbuf_4_ce0               |  14|          3|    1|          3|
    |col_inbuf_4_we0               |   9|          2|    1|          2|
    |col_inbuf_5_address0          |  14|          3|    3|          9|
    |col_inbuf_5_ce0               |  14|          3|    1|          3|
    |col_inbuf_5_we0               |   9|          2|    1|          2|
    |col_inbuf_6_address0          |  14|          3|    3|          9|
    |col_inbuf_6_ce0               |  14|          3|    1|          3|
    |col_inbuf_6_we0               |   9|          2|    1|          2|
    |col_inbuf_7_address0          |  14|          3|    3|          9|
    |col_inbuf_7_ce0               |  14|          3|    1|          3|
    |col_inbuf_7_we0               |   9|          2|    1|          2|
    |col_inbuf_address0            |  14|          3|    3|          9|
    |col_inbuf_ce0                 |  14|          3|    1|          3|
    |col_inbuf_we0                 |   9|          2|    1|          2|
    |col_outbuf_address0           |  14|          3|    6|         18|
    |col_outbuf_ce0                |  14|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_323_dst_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_323_p_read      |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read1     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read2     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read3     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read4     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read5     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read6     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read7     |  14|          3|   16|         48|
    |i_1_fu_106                    |   9|          2|    4|          8|
    |i_fu_62                       |   9|          2|    4|          8|
    |row_outbuf_address0           |  14|          3|    6|         18|
    |row_outbuf_ce0                |  14|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 576|        123|  197|        579|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |   9|   0|    9|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |col_inbuf_1_load_reg_613                                                           |  16|   0|   16|          0|
    |col_inbuf_2_load_reg_618                                                           |  16|   0|   16|          0|
    |col_inbuf_3_load_reg_623                                                           |  16|   0|   16|          0|
    |col_inbuf_4_load_reg_628                                                           |  16|   0|   16|          0|
    |col_inbuf_5_load_reg_633                                                           |  16|   0|   16|          0|
    |col_inbuf_6_load_reg_638                                                           |  16|   0|   16|          0|
    |col_inbuf_7_load_reg_643                                                           |  16|   0|   16|          0|
    |col_inbuf_load_reg_608                                                             |  16|   0|   16|          0|
    |grp_dct_1d_fu_323_ap_start_reg                                                     |   1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_106                                                                         |   4|   0|    4|          0|
    |i_fu_62                                                                            |   4|   0|    4|          0|
    |in_block_0_load_reg_520                                                            |  16|   0|   16|          0|
    |in_block_1_load_reg_525                                                            |  16|   0|   16|          0|
    |in_block_2_load_reg_530                                                            |  16|   0|   16|          0|
    |in_block_3_load_reg_535                                                            |  16|   0|   16|          0|
    |in_block_4_load_reg_540                                                            |  16|   0|   16|          0|
    |in_block_5_load_reg_545                                                            |  16|   0|   16|          0|
    |in_block_6_load_reg_550                                                            |  16|   0|   16|          0|
    |in_block_7_load_reg_555                                                            |  16|   0|   16|          0|
    |trunc_ln39_reg_465                                                                 |   3|   0|    3|          0|
    |trunc_ln54_reg_560                                                                 |   3|   0|    3|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 283|   0|  283|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|in_block_0_address0  |  out|    3|   ap_memory|    in_block_0|         array|
|in_block_0_ce0       |  out|    1|   ap_memory|    in_block_0|         array|
|in_block_0_q0        |   in|   16|   ap_memory|    in_block_0|         array|
|in_block_1_address0  |  out|    3|   ap_memory|    in_block_1|         array|
|in_block_1_ce0       |  out|    1|   ap_memory|    in_block_1|         array|
|in_block_1_q0        |   in|   16|   ap_memory|    in_block_1|         array|
|in_block_2_address0  |  out|    3|   ap_memory|    in_block_2|         array|
|in_block_2_ce0       |  out|    1|   ap_memory|    in_block_2|         array|
|in_block_2_q0        |   in|   16|   ap_memory|    in_block_2|         array|
|in_block_3_address0  |  out|    3|   ap_memory|    in_block_3|         array|
|in_block_3_ce0       |  out|    1|   ap_memory|    in_block_3|         array|
|in_block_3_q0        |   in|   16|   ap_memory|    in_block_3|         array|
|in_block_4_address0  |  out|    3|   ap_memory|    in_block_4|         array|
|in_block_4_ce0       |  out|    1|   ap_memory|    in_block_4|         array|
|in_block_4_q0        |   in|   16|   ap_memory|    in_block_4|         array|
|in_block_5_address0  |  out|    3|   ap_memory|    in_block_5|         array|
|in_block_5_ce0       |  out|    1|   ap_memory|    in_block_5|         array|
|in_block_5_q0        |   in|   16|   ap_memory|    in_block_5|         array|
|in_block_6_address0  |  out|    3|   ap_memory|    in_block_6|         array|
|in_block_6_ce0       |  out|    1|   ap_memory|    in_block_6|         array|
|in_block_6_q0        |   in|   16|   ap_memory|    in_block_6|         array|
|in_block_7_address0  |  out|    3|   ap_memory|    in_block_7|         array|
|in_block_7_ce0       |  out|    1|   ap_memory|    in_block_7|         array|
|in_block_7_q0        |   in|   16|   ap_memory|    in_block_7|         array|
|out_block_address0   |  out|    6|   ap_memory|     out_block|         array|
|out_block_ce0        |  out|    1|   ap_memory|     out_block|         array|
|out_block_we0        |  out|    1|   ap_memory|     out_block|         array|
|out_block_d0         |  out|   16|   ap_memory|     out_block|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%row_outbuf = alloca i64 1"   --->   Operation 11 'alloca' 'row_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%col_outbuf = alloca i64 1"   --->   Operation 12 'alloca' 'col_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:33]   --->   Operation 13 'alloca' 'col_inbuf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%col_inbuf_1 = alloca i64 1" [dct.cpp:33]   --->   Operation 14 'alloca' 'col_inbuf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%col_inbuf_2 = alloca i64 1" [dct.cpp:33]   --->   Operation 15 'alloca' 'col_inbuf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%col_inbuf_3 = alloca i64 1" [dct.cpp:33]   --->   Operation 16 'alloca' 'col_inbuf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%col_inbuf_4 = alloca i64 1" [dct.cpp:33]   --->   Operation 17 'alloca' 'col_inbuf_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%col_inbuf_5 = alloca i64 1" [dct.cpp:33]   --->   Operation 18 'alloca' 'col_inbuf_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%col_inbuf_6 = alloca i64 1" [dct.cpp:33]   --->   Operation 19 'alloca' 'col_inbuf_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%col_inbuf_7 = alloca i64 1" [dct.cpp:33]   --->   Operation 20 'alloca' 'col_inbuf_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 0, i4 %i" [dct.cpp:39]   --->   Operation 21 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [dct.cpp:39]   --->   Operation 22 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [dct.cpp:39]   --->   Operation 23 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %i_2" [dct.cpp:39]   --->   Operation 24 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %i_2" [dct.cpp:39]   --->   Operation 25 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp_eq  i4 %i_2, i4 8" [dct.cpp:39]   --->   Operation 26 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i_2, i4 1" [dct.cpp:39]   --->   Operation 28 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.inc18.preheader" [dct.cpp:39]   --->   Operation 29 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_block_0_addr = getelementptr i16 %in_block_0, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 30 'getelementptr' 'in_block_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_block_1_addr = getelementptr i16 %in_block_1, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 31 'getelementptr' 'in_block_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_block_2_addr = getelementptr i16 %in_block_2, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 32 'getelementptr' 'in_block_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%in_block_3_addr = getelementptr i16 %in_block_3, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 33 'getelementptr' 'in_block_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_block_4_addr = getelementptr i16 %in_block_4, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 34 'getelementptr' 'in_block_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_block_5_addr = getelementptr i16 %in_block_5, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 35 'getelementptr' 'in_block_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_block_6_addr = getelementptr i16 %in_block_6, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 36 'getelementptr' 'in_block_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%in_block_7_addr = getelementptr i16 %in_block_7, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 37 'getelementptr' 'in_block_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%in_block_0_load = load i3 %in_block_0_addr" [dct.cpp:40]   --->   Operation 38 'load' 'in_block_0_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%in_block_1_load = load i3 %in_block_1_addr" [dct.cpp:40]   --->   Operation 39 'load' 'in_block_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%in_block_2_load = load i3 %in_block_2_addr" [dct.cpp:40]   --->   Operation 40 'load' 'in_block_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%in_block_3_load = load i3 %in_block_3_addr" [dct.cpp:40]   --->   Operation 41 'load' 'in_block_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%in_block_4_load = load i3 %in_block_4_addr" [dct.cpp:40]   --->   Operation 42 'load' 'in_block_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%in_block_5_load = load i3 %in_block_5_addr" [dct.cpp:40]   --->   Operation 43 'load' 'in_block_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%in_block_6_load = load i3 %in_block_6_addr" [dct.cpp:40]   --->   Operation 44 'load' 'in_block_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%in_block_7_load = load i3 %in_block_7_addr" [dct.cpp:40]   --->   Operation 45 'load' 'in_block_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %i" [dct.cpp:39]   --->   Operation 46 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 47 'alloca' 'i_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %row_outbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7"   --->   Operation 48 'call' 'call_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 0, i4 %i_1" [dct.cpp:54]   --->   Operation 49 'store' 'store_ln54' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%in_block_0_load = load i3 %in_block_0_addr" [dct.cpp:40]   --->   Operation 50 'load' 'in_block_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%in_block_1_load = load i3 %in_block_1_addr" [dct.cpp:40]   --->   Operation 51 'load' 'in_block_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%in_block_2_load = load i3 %in_block_2_addr" [dct.cpp:40]   --->   Operation 52 'load' 'in_block_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%in_block_3_load = load i3 %in_block_3_addr" [dct.cpp:40]   --->   Operation 53 'load' 'in_block_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%in_block_4_load = load i3 %in_block_4_addr" [dct.cpp:40]   --->   Operation 54 'load' 'in_block_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%in_block_5_load = load i3 %in_block_5_addr" [dct.cpp:40]   --->   Operation 55 'load' 'in_block_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%in_block_6_load = load i3 %in_block_6_addr" [dct.cpp:40]   --->   Operation 56 'load' 'in_block_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/2] (2.32ns)   --->   "%in_block_7_load = load i3 %in_block_7_addr" [dct.cpp:40]   --->   Operation 57 'load' 'in_block_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln40 = call void @dct_1d, i16 %in_block_0_load, i16 %in_block_1_load, i16 %in_block_2_load, i16 %in_block_3_load, i16 %in_block_4_load, i16 %in_block_5_load, i16 %in_block_6_load, i16 %in_block_7_load, i16 %row_outbuf, i3 %trunc_ln39, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:40]   --->   Operation 58 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [dct.cpp:34]   --->   Operation 59 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln40 = call void @dct_1d, i16 %in_block_0_load, i16 %in_block_1_load, i16 %in_block_2_load, i16 %in_block_3_load, i16 %in_block_4_load, i16 %in_block_5_load, i16 %in_block_6_load, i16 %in_block_7_load, i16 %row_outbuf, i3 %trunc_ln39, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:40]   --->   Operation 60 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [dct.cpp:39]   --->   Operation 61 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %row_outbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc33" [dct.cpp:54]   --->   Operation 63 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.32>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i_1" [dct.cpp:54]   --->   Operation 64 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %i_3" [dct.cpp:54]   --->   Operation 65 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %i_3" [dct.cpp:54]   --->   Operation 66 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp_eq  i4 %i_3, i4 8" [dct.cpp:54]   --->   Operation 67 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 68 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln54 = add i4 %i_3, i4 1" [dct.cpp:54]   --->   Operation 69 'add' 'add_ln54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc33.split, void %for.inc50.preheader" [dct.cpp:54]   --->   Operation 70 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 71 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 72 'getelementptr' 'col_inbuf_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 73 'getelementptr' 'col_inbuf_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 74 'getelementptr' 'col_inbuf_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 75 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 76 'getelementptr' 'col_inbuf_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 77 'getelementptr' 'col_inbuf_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 78 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:55]   --->   Operation 79 'load' 'col_inbuf_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 80 [2/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:55]   --->   Operation 80 'load' 'col_inbuf_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 81 [2/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:55]   --->   Operation 81 'load' 'col_inbuf_2_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 82 [2/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:55]   --->   Operation 82 'load' 'col_inbuf_3_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 83 [2/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:55]   --->   Operation 83 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 84 [2/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:55]   --->   Operation 84 'load' 'col_inbuf_5_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 85 [2/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:55]   --->   Operation 85 'load' 'col_inbuf_6_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 86 [2/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:55]   --->   Operation 86 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %i_1" [dct.cpp:54]   --->   Operation 87 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_6 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %out_block, i16 %col_outbuf"   --->   Operation 88 'call' 'call_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 89 [1/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:55]   --->   Operation 89 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 90 [1/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:55]   --->   Operation 90 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 91 [1/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:55]   --->   Operation 91 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:55]   --->   Operation 92 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 93 [1/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:55]   --->   Operation 93 'load' 'col_inbuf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 94 [1/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:55]   --->   Operation 94 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 95 [1/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:55]   --->   Operation 95 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 96 [1/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:55]   --->   Operation 96 'load' 'col_inbuf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln55 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln54, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:55]   --->   Operation 97 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:34]   --->   Operation 98 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln55 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln54, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:55]   --->   Operation 99 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc33" [dct.cpp:54]   --->   Operation 100 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %out_block, i16 %col_outbuf"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [dct.cpp:66]   --->   Operation 102 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111100000]
row_outbuf        (alloca           ) [ 0011110000]
col_outbuf        (alloca           ) [ 0011111111]
col_inbuf         (alloca           ) [ 0011111110]
col_inbuf_1       (alloca           ) [ 0011111110]
col_inbuf_2       (alloca           ) [ 0011111110]
col_inbuf_3       (alloca           ) [ 0011111110]
col_inbuf_4       (alloca           ) [ 0011111110]
col_inbuf_5       (alloca           ) [ 0011111110]
col_inbuf_6       (alloca           ) [ 0011111110]
col_inbuf_7       (alloca           ) [ 0011111110]
store_ln39        (store            ) [ 0000000000]
br_ln39           (br               ) [ 0000000000]
i_2               (load             ) [ 0000000000]
zext_ln39         (zext             ) [ 0000000000]
trunc_ln39        (trunc            ) [ 0001100000]
icmp_ln39         (icmp             ) [ 0011100000]
empty             (speclooptripcount) [ 0000000000]
add_ln39          (add              ) [ 0000000000]
br_ln39           (br               ) [ 0000000000]
in_block_0_addr   (getelementptr    ) [ 0001000000]
in_block_1_addr   (getelementptr    ) [ 0001000000]
in_block_2_addr   (getelementptr    ) [ 0001000000]
in_block_3_addr   (getelementptr    ) [ 0001000000]
in_block_4_addr   (getelementptr    ) [ 0001000000]
in_block_5_addr   (getelementptr    ) [ 0001000000]
in_block_6_addr   (getelementptr    ) [ 0001000000]
in_block_7_addr   (getelementptr    ) [ 0001000000]
store_ln39        (store            ) [ 0000000000]
i_1               (alloca           ) [ 0011111110]
store_ln54        (store            ) [ 0000000000]
in_block_0_load   (load             ) [ 0000100000]
in_block_1_load   (load             ) [ 0000100000]
in_block_2_load   (load             ) [ 0000100000]
in_block_3_load   (load             ) [ 0000100000]
in_block_4_load   (load             ) [ 0000100000]
in_block_5_load   (load             ) [ 0000100000]
in_block_6_load   (load             ) [ 0000100000]
in_block_7_load   (load             ) [ 0000100000]
specloopname_ln34 (specloopname     ) [ 0000000000]
call_ln40         (call             ) [ 0000000000]
br_ln39           (br               ) [ 0000000000]
call_ln0          (call             ) [ 0000000000]
br_ln54           (br               ) [ 0000000000]
i_3               (load             ) [ 0000000000]
zext_ln54         (zext             ) [ 0000000000]
trunc_ln54        (trunc            ) [ 0000000110]
icmp_ln54         (icmp             ) [ 0000001110]
empty_14          (speclooptripcount) [ 0000000000]
add_ln54          (add              ) [ 0000000000]
br_ln54           (br               ) [ 0000000000]
col_inbuf_addr    (getelementptr    ) [ 0000000100]
col_inbuf_1_addr  (getelementptr    ) [ 0000000100]
col_inbuf_2_addr  (getelementptr    ) [ 0000000100]
col_inbuf_3_addr  (getelementptr    ) [ 0000000100]
col_inbuf_4_addr  (getelementptr    ) [ 0000000100]
col_inbuf_5_addr  (getelementptr    ) [ 0000000100]
col_inbuf_6_addr  (getelementptr    ) [ 0000000100]
col_inbuf_7_addr  (getelementptr    ) [ 0000000100]
store_ln54        (store            ) [ 0000000000]
col_inbuf_load    (load             ) [ 0000000010]
col_inbuf_1_load  (load             ) [ 0000000010]
col_inbuf_2_load  (load             ) [ 0000000010]
col_inbuf_3_load  (load             ) [ 0000000010]
col_inbuf_4_load  (load             ) [ 0000000010]
col_inbuf_5_load  (load             ) [ 0000000010]
col_inbuf_6_load  (load             ) [ 0000000010]
col_inbuf_7_load  (load             ) [ 0000000010]
specloopname_ln34 (specloopname     ) [ 0000000000]
call_ln55         (call             ) [ 0000000000]
br_ln54           (br               ) [ 0000000000]
call_ln0          (call             ) [ 0000000000]
ret_ln66          (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_block_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_block_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_block_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_block_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_block_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_block_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_block">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="row_outbuf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_outbuf_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="col_inbuf_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="col_inbuf_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="col_inbuf_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="col_inbuf_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="col_inbuf_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="col_inbuf_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="col_inbuf_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="col_inbuf_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in_block_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_0_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="in_block_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_1_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_block_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_2_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_block_3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_3_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_block_4_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_4_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="in_block_5_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_5_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_block_6_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_6_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="in_block_7_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_block_7_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_0_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_1_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_2_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_3_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_4_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_5_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_6_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_block_7_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="col_inbuf_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="col_inbuf_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="col_inbuf_2_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="col_inbuf_3_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="col_inbuf_4_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="col_inbuf_5_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="col_inbuf_6_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="col_inbuf_7_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_1_load/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_2_load/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_3_load/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_4_load/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_5_load/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_6_load/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_7_load/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="314" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="316" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="318" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="320" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="321" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_dct_1d_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="16" slack="0"/>
<pin id="327" dir="0" index="3" bw="16" slack="0"/>
<pin id="328" dir="0" index="4" bw="16" slack="0"/>
<pin id="329" dir="0" index="5" bw="16" slack="0"/>
<pin id="330" dir="0" index="6" bw="16" slack="0"/>
<pin id="331" dir="0" index="7" bw="16" slack="0"/>
<pin id="332" dir="0" index="8" bw="16" slack="0"/>
<pin id="333" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="334" dir="0" index="10" bw="3" slack="1"/>
<pin id="335" dir="0" index="11" bw="14" slack="0"/>
<pin id="336" dir="0" index="12" bw="15" slack="0"/>
<pin id="337" dir="0" index="13" bw="15" slack="0"/>
<pin id="338" dir="0" index="14" bw="15" slack="0"/>
<pin id="339" dir="0" index="15" bw="15" slack="0"/>
<pin id="340" dir="0" index="16" bw="15" slack="0"/>
<pin id="341" dir="0" index="17" bw="15" slack="0"/>
<pin id="342" dir="0" index="18" bw="15" slack="0"/>
<pin id="343" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/3 call_ln55/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln39_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_2_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln39_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln39_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln39_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln39_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln39_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln54_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_3_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="2"/>
<pin id="424" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln54_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln54_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln54_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln54_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln54_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="2"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/6 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln39_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="473" class="1005" name="in_block_0_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_0_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="in_block_1_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="1"/>
<pin id="480" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_1_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="in_block_2_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="1"/>
<pin id="485" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_2_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="in_block_3_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="1"/>
<pin id="490" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_3_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="in_block_4_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="1"/>
<pin id="495" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_4_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="in_block_5_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_5_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="in_block_6_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="1"/>
<pin id="505" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_6_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="in_block_7_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_block_7_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="i_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="in_block_0_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_0_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="in_block_1_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_1_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="in_block_2_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_2_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="in_block_3_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_3_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="in_block_4_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_4_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="in_block_5_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_5_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="in_block_6_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_6_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="in_block_7_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_block_7_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln54_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="568" class="1005" name="col_inbuf_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="col_inbuf_1_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="col_inbuf_2_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="1"/>
<pin id="580" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_2_addr "/>
</bind>
</comp>

<comp id="583" class="1005" name="col_inbuf_3_addr_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="1"/>
<pin id="585" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_addr "/>
</bind>
</comp>

<comp id="588" class="1005" name="col_inbuf_4_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="1"/>
<pin id="590" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_4_addr "/>
</bind>
</comp>

<comp id="593" class="1005" name="col_inbuf_5_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="1"/>
<pin id="595" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="col_inbuf_6_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="1"/>
<pin id="600" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_6_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="col_inbuf_7_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="1"/>
<pin id="605" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="col_inbuf_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load "/>
</bind>
</comp>

<comp id="613" class="1005" name="col_inbuf_1_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="1"/>
<pin id="615" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="col_inbuf_2_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="1"/>
<pin id="620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_2_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="col_inbuf_3_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="1"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_load "/>
</bind>
</comp>

<comp id="628" class="1005" name="col_inbuf_4_load_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_4_load "/>
</bind>
</comp>

<comp id="633" class="1005" name="col_inbuf_5_load_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_load "/>
</bind>
</comp>

<comp id="638" class="1005" name="col_inbuf_6_load_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="1"/>
<pin id="640" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_6_load "/>
</bind>
</comp>

<comp id="643" class="1005" name="col_inbuf_7_load_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="110" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="117" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="124" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="131" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="138" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="145" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="152" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="159" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="214" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="220" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="226" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="232" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="238" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="244" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="250" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="256" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="345"><net_src comp="166" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="346"><net_src comp="172" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="347"><net_src comp="178" pin="3"/><net_sink comp="323" pin=3"/></net>

<net id="348"><net_src comp="184" pin="3"/><net_sink comp="323" pin=4"/></net>

<net id="349"><net_src comp="190" pin="3"/><net_sink comp="323" pin=5"/></net>

<net id="350"><net_src comp="196" pin="3"/><net_sink comp="323" pin=6"/></net>

<net id="351"><net_src comp="202" pin="3"/><net_sink comp="323" pin=7"/></net>

<net id="352"><net_src comp="208" pin="3"/><net_sink comp="323" pin=8"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="323" pin=11"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="323" pin=12"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="323" pin=13"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="323" pin=14"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="323" pin=15"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="323" pin=16"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="323" pin=17"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="323" pin=18"/></net>

<net id="361"><net_src comp="262" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="362"><net_src comp="268" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="363"><net_src comp="274" pin="3"/><net_sink comp="323" pin=3"/></net>

<net id="364"><net_src comp="280" pin="3"/><net_sink comp="323" pin=4"/></net>

<net id="365"><net_src comp="286" pin="3"/><net_sink comp="323" pin=5"/></net>

<net id="366"><net_src comp="292" pin="3"/><net_sink comp="323" pin=6"/></net>

<net id="367"><net_src comp="298" pin="3"/><net_sink comp="323" pin=7"/></net>

<net id="368"><net_src comp="304" pin="3"/><net_sink comp="323" pin=8"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="399"><net_src comp="381" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="381" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="381" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="38" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="440"><net_src comp="422" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="422" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="422" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="62" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="468"><net_src comp="396" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="323" pin=10"/></net>

<net id="476"><net_src comp="110" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="481"><net_src comp="117" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="486"><net_src comp="124" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="491"><net_src comp="131" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="496"><net_src comp="138" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="501"><net_src comp="145" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="506"><net_src comp="152" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="511"><net_src comp="159" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="516"><net_src comp="106" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="523"><net_src comp="166" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="528"><net_src comp="172" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="533"><net_src comp="178" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="323" pin=3"/></net>

<net id="538"><net_src comp="184" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="323" pin=4"/></net>

<net id="543"><net_src comp="190" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="323" pin=5"/></net>

<net id="548"><net_src comp="196" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="323" pin=6"/></net>

<net id="553"><net_src comp="202" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="323" pin=7"/></net>

<net id="558"><net_src comp="208" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="323" pin=8"/></net>

<net id="563"><net_src comp="437" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="323" pin=10"/></net>

<net id="571"><net_src comp="214" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="576"><net_src comp="220" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="581"><net_src comp="226" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="586"><net_src comp="232" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="591"><net_src comp="238" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="596"><net_src comp="244" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="601"><net_src comp="250" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="606"><net_src comp="256" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="611"><net_src comp="262" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="616"><net_src comp="268" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="621"><net_src comp="274" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="323" pin=3"/></net>

<net id="626"><net_src comp="280" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="323" pin=4"/></net>

<net id="631"><net_src comp="286" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="323" pin=5"/></net>

<net id="636"><net_src comp="292" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="323" pin=6"/></net>

<net id="641"><net_src comp="298" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="323" pin=7"/></net>

<net id="646"><net_src comp="304" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="323" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {6 9 }
	Port: dct_1d_short_short_dct_coeff_table | {}
	Port: dct_1d_short_short_dct_coeff_table_1 | {}
	Port: dct_1d_short_short_dct_coeff_table_2 | {}
	Port: dct_1d_short_short_dct_coeff_table_3 | {}
	Port: dct_1d_short_short_dct_coeff_table_4 | {}
	Port: dct_1d_short_short_dct_coeff_table_5 | {}
	Port: dct_1d_short_short_dct_coeff_table_6 | {}
	Port: dct_1d_short_short_dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block_0 | {2 3 }
	Port: dct_2d : in_block_1 | {2 3 }
	Port: dct_2d : in_block_2 | {2 3 }
	Port: dct_2d : in_block_3 | {2 3 }
	Port: dct_2d : in_block_4 | {2 3 }
	Port: dct_2d : in_block_5 | {2 3 }
	Port: dct_2d : in_block_6 | {2 3 }
	Port: dct_2d : in_block_7 | {2 3 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_1 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_2 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_3 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_4 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_5 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_6 | {3 4 7 8 }
	Port: dct_2d : dct_1d_short_short_dct_coeff_table_7 | {3 4 7 8 }
  - Chain level:
	State 1
		store_ln39 : 1
	State 2
		zext_ln39 : 1
		trunc_ln39 : 1
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		in_block_0_addr : 2
		in_block_1_addr : 2
		in_block_2_addr : 2
		in_block_3_addr : 2
		in_block_4_addr : 2
		in_block_5_addr : 2
		in_block_6_addr : 2
		in_block_7_addr : 2
		in_block_0_load : 3
		in_block_1_load : 3
		in_block_2_load : 3
		in_block_3_load : 3
		in_block_4_load : 3
		in_block_5_load : 3
		in_block_6_load : 3
		in_block_7_load : 3
		store_ln39 : 2
		store_ln54 : 1
	State 3
		call_ln40 : 1
	State 4
	State 5
	State 6
		zext_ln54 : 1
		trunc_ln54 : 1
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		col_inbuf_addr : 2
		col_inbuf_1_addr : 2
		col_inbuf_2_addr : 2
		col_inbuf_3_addr : 2
		col_inbuf_4_addr : 2
		col_inbuf_5_addr : 2
		col_inbuf_6_addr : 2
		col_inbuf_7_addr : 2
		col_inbuf_load : 3
		col_inbuf_1_load : 3
		col_inbuf_2_load : 3
		col_inbuf_3_load : 3
		col_inbuf_4_load : 3
		col_inbuf_5_load : 3
		col_inbuf_6_load : 3
		col_inbuf_7_load : 3
		store_ln54 : 2
	State 7
		call_ln55 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310 |    0    |  1.588  |    35   |    90   |
|   call   |                           grp_dct_1d_fu_323                          |    8    |  31.76  |   758   |   310   |
|          | grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369 |    0    |  1.588  |    42   |   104   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                            add_ln39_fu_406                           |    0    |    0    |    0    |    13   |
|          |                            add_ln54_fu_447                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln39_fu_400                           |    0    |    0    |    0    |    9    |
|          |                           icmp_ln54_fu_441                           |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           zext_ln39_fu_384                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln54_fu_425                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                           trunc_ln39_fu_396                          |    0    |    0    |    0    |    0    |
|          |                           trunc_ln54_fu_437                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    8    |  34.936 |   835   |   548   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| col_inbuf |    0   |   16   |    2   |    0   |
|col_inbuf_1|    0   |   16   |    2   |    0   |
|col_inbuf_2|    0   |   16   |    2   |    0   |
|col_inbuf_3|    0   |   16   |    2   |    0   |
|col_inbuf_4|    0   |   16   |    2   |    0   |
|col_inbuf_5|    0   |   16   |    2   |    0   |
|col_inbuf_6|    0   |   16   |    2   |    0   |
|col_inbuf_7|    0   |   16   |    2   |    0   |
| col_outbuf|    1   |    0   |    0   |    0   |
| row_outbuf|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   128  |   16   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|col_inbuf_1_addr_reg_573|    3   |
|col_inbuf_1_load_reg_613|   16   |
|col_inbuf_2_addr_reg_578|    3   |
|col_inbuf_2_load_reg_618|   16   |
|col_inbuf_3_addr_reg_583|    3   |
|col_inbuf_3_load_reg_623|   16   |
|col_inbuf_4_addr_reg_588|    3   |
|col_inbuf_4_load_reg_628|   16   |
|col_inbuf_5_addr_reg_593|    3   |
|col_inbuf_5_load_reg_633|   16   |
|col_inbuf_6_addr_reg_598|    3   |
|col_inbuf_6_load_reg_638|   16   |
|col_inbuf_7_addr_reg_603|    3   |
|col_inbuf_7_load_reg_643|   16   |
| col_inbuf_addr_reg_568 |    3   |
| col_inbuf_load_reg_608 |   16   |
|       i_1_reg_513      |    4   |
|        i_reg_458       |    4   |
| in_block_0_addr_reg_473|    3   |
| in_block_0_load_reg_520|   16   |
| in_block_1_addr_reg_478|    3   |
| in_block_1_load_reg_525|   16   |
| in_block_2_addr_reg_483|    3   |
| in_block_2_load_reg_530|   16   |
| in_block_3_addr_reg_488|    3   |
| in_block_3_load_reg_535|   16   |
| in_block_4_addr_reg_493|    3   |
| in_block_4_load_reg_540|   16   |
| in_block_5_addr_reg_498|    3   |
| in_block_5_load_reg_545|   16   |
| in_block_6_addr_reg_503|    3   |
| in_block_6_load_reg_550|   16   |
| in_block_7_addr_reg_508|    3   |
| in_block_7_load_reg_555|   16   |
|   trunc_ln39_reg_465   |    3   |
|   trunc_ln54_reg_560   |    3   |
+------------------------+--------+
|          Total         |   318  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_166 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   3  |    6   ||    9    |
| grp_dct_1d_fu_323 |  p1  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p2  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p3  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p4  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p5  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p6  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p7  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p8  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_323 |  p10 |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   614  || 41.6088 ||   313   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   34   |   835  |   548  |    -   |
|   Memory  |    2   |    -   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |    -   |   41   |    -   |   313  |    -   |
|  Register |    -   |    -   |    -   |   318  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   76   |  1281  |   877  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
