module TopModule (
    input clk,
    input reset,
    input w,
    output reg z
);

    // One-hot state encoding (6 states -> 6 bits)
    localparam A = 6'b000001,
               B = 6'b000010,
               C = 6'b000100,
               D = 6'b001000,
               E = 6'b010000,
               F = 6'b100000;

    reg [5:0] current_state, next_state;

    // State flip-flops with synchronous reset
    always @(posedge clk) begin
        if (reset)
            current_state <= A;
        else
            current_state <= next_state;
    end

    // Next state logic (combinational)
    always @(*) begin
        case (current_state)
            A: next_state = w ? B : A;
            B: next_state = w ? C : D;
            C: next_state = w ? E : D;
            D: next_state = w ? F : A;
            E: next_state = w ? E : D;
            F: next_state = w ? C : D;
            default: next_state = A;
        endcase
    end

    // Output logic registered to avoid glitches
    always @(posedge clk) begin
        if (reset)
            z <= 1'b0;
        else
            z <= (current_state == E) || (current_state == F);
    end

endmodule