CVC: Log output to /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/cvc_i2c_master_top.log
CVC: Error output to /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/cvc_i2c_master_top.error.gz
CVC: Debug output to /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/cvc_i2c_master_top.debug.gz
CVC: Circuit Validation Check  Version 1.0.0
CVC: Start: Thu Apr 15 09:02:54 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'i2c_master_top'
CVC_NETLIST = '/openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/i2c_master_top.cdl'
CVC_MODE = 'i2c_master_top'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/i2c_master_top.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/cvc_i2c_master_top.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/i2c_master_top.cdl
Cdl fixed data size 72415
Usage CDL: Time: 0  Memory: 8808  I/O: 8  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 9332  I/O: 8  Swap: 0
CVC: 3764(3764) instances, 6486(6486) nets, 16012(16012) devices.
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
	Shorted 4 short
Setting instance power...

ModelList> filename /openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models
 Model> nfet_01v8       8004 M->nmos       Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
 Model> pfet_01v8_hvt      8004 M->pmos       Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
 Model> short              4 R->switch_on  Parameters>
ModelList> end

Power List> filename /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/i2c_master_top.power
 VPWR power 1.8 -> 1.8 power
 VGND power 0.0 -> 0.0 power
 arst_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 scl_pad_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 sda_pad_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_clk_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_cyc_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_rst_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_stb_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_we_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
wb_adr_i[2:0]~>std_input input std_input
 ->wb_adr_i[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_adr_i[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_adr_i[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
wb_dat_i[7:0]~>std_input input std_input
 ->wb_dat_i[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wb_dat_i[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
> expected values
> macros
 #define std_input min@VGND max@VPWR -> min@0.0 max@1.8
Power List> end

CVC: Linking devices...
Usage EQUIV: Time: 0  Memory: 11148  I/O: 16  Swap: 0
Power nets 32
Hash dump:parameter->resistance map
Contains 53 buckets, 34 elements
Element count 0, 25
Element count 1, 22
Element count 2, 6
Unused hash: 0.47, average depth 1.35
Hash dump:text->circuit map
Contains 337 buckets, 438 elements
Element count 0, 78
Element count 1, 132
Element count 2, 88
Element count 3, 27
Element count 4, 11
Element count 5, 1
Unused hash: 0.23, average depth 2.12
Hash dump:string->text map
Contains 3209 buckets, 6240 elements
Element count 0, 443
Element count 1, 911
Element count 2, 878
Element count 3, 558
Element count 4, 269
Element count 5, 97
Element count 6, 35
Element count 7, 16
Element count 8, 2
Unused hash: 0.14, average depth 2.94
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 11148  I/O: 16  Swap: 0
Power nets 32
CVC: Calculating min/max voltages...
Processing trivial nets found 2236 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 11412  I/O: 16  Swap: 0
Power nets 2265
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 11412  I/O: 16  Swap: 0
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 11412  I/O: 16  Swap: 0
Power nets 2265
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 11412  I/O: 16  Swap: 0
Power nets 2265
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 2232 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 11676  I/O: 16  Swap: 0
Power nets 4498
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 12204  I/O: 48  Swap: 0
Virtual net update/access 57898/1590676
CVC: Log output to /openLANE_flow/designs/i2c/runs/2nd_run_clk20_fanout5_util35_tardens0.45_flat1/results/cvc/cvc_i2c_master_top.log
CVC: End: Thu Apr 15 09:02:54 2021

