// Seed: 2592463415
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  supply1 id_3, id_4;
  assign id_3 = 1;
  assign id_4 = 1'b0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    output wand id_6,
    input wire id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wor id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri0 id_18,
    output wand id_19,
    input tri1 id_20,
    input tri0 id_21,
    output wand id_22,
    output tri0 id_23,
    input tri id_24,
    input wire id_25,
    input tri id_26,
    input tri0 id_27,
    output uwire id_28
);
  initial begin
    id_22 = 1;
  end
  wire id_30;
  module_0(
      id_8, id_27
  );
  tri0 id_31 = 1;
  assign id_22 = id_18;
  wire id_32;
endmodule
