<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: STM32</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__stm32.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#files">Files</a>  </div>
  <div class="headertitle"><div class="title">STM32<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>All STM32 families code and definitions  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>All STM32 families code and definitions </p>
<p>This module contains the code and definitions for STM32 cpu families supported by RIOT: F0, F1, F2, F3, F4, F7, G0, G4, L0, L1, L4, L5 and WB.</p>
<p>All constants described below can be configured using <code>CFLAGS</code> from the command line or in the application Makefile.</p>
<h1><a class="anchor" id="autotoc_md75"></a>
Clock configuration</h1>
<p>All STM32 cpus have clock configuration code and macros. It is recommend to read the reference manual of the CPU of interest to learn about the corresponding clock tree and the possible configurations.</p>
<p>For all families, different input clock sources are available for the SYSCLK system clock (but only one can be used at a time):</p>
<ul>
<li>HSE (High Speed External): HSE depends on the board configuration and its presence is specified by the <code>CONFIG_BOARD_HAS_HSE</code> constant at board level. The <code>CONFIG_CLOCK_HSE</code> constant specifies the frequency of the external oscillator in Hz. To use HSE as system clock (SYSCLK), set <code>CONFIG_USE_CLOCK_HSE</code> constant to 1;</li>
<li>HSI (High Speed Internal): HSI is either 8MHz or 16MHz, depending on the families. To use HSI as system clock (SYSCLK), set <code>CONFIG_USE_CLOCK_HSI</code> constant to 1;</li>
<li>MSI (Multi-Speed Internal): This internal oscillator is only available on L0, L1, L4, L5 and WB families. To use MSI as system clock (SYSCLK), set <code>CONFIG_USE_CLOCK_MSI</code> constant to 1 The MSI clock frequency can be configured using the <code>CONFIG_CLOCK_MSI</code> constant (in Hz);</li>
<li><p class="startli">PLL (Phase-Locked Loop) provides a finely configurable clock source for SYSCLK and allows to reach precise and high clock speeds, depending on the input source. In RIOT, this is the default clock source for SYSCLK. To use the PLL as system clock (SYSCLK), set <code>CONFIG_USE_CLOCK_PLL</code> constant to 1 (default).</p>
<p class="startli">If an HSE is provided by the board, it is automatically selected as input source for the PLL, otherwise HSI is selected.</p>
<p class="startli">On L4 and WB, the PLL input source can be selected between HSE, HSI and MSI (default): to configure the PLL input source, just set <code>CONFIG_CLOCK_PLL_SRC_HSI</code>, <code>CONFIG_CLOCK_PLL_SRC_HSE</code> or <code>CONFIG_CLOCK_PLL_SRC_MSI</code> to 1.</p>
<p class="startli">2 types of PLL are available on STM32:</p><ul>
<li><p class="startli">for stm32f[2|4|7], stm32g[0|4] and stm32[l4|l5|wb], the PLL can be configured with several parameters M, N, P, Q and R (optional). M is the input divider, N is the multiplier and P, Q and R are output dividers. On stm32f[2|4|7], the clock source from the P output divider is used as SYSCLK input, the clock source from the Q output divider can be used as 48MHz. On stm32g[0|4] and stm32[l4|l5|wb], the clock source from the R output divider is used as SYSCLK input.</p>
<p class="startli">Constants used to configure the PLL on these families are <code>CONFIG_CLOCK_PLL_M</code>, <code>CONFIG_CLOCK_PLL_N</code>, <code>CONFIG_CLOCK_PLL_P</code>, <code>CONFIG_CLOCK_PLL_Q</code> and <code>CONFIG_CLOCK_PLL_R</code>.</p>
</li>
<li>for stm32f[0|1|3] and stm32l[0|1], the PLL can be configured with a predivider parameter and a multiplier parameter. Constants used to configure the PLL on these families are <code>CONFIG_CLOCK_PLL_DIV</code> (l0, l1) or <code>CONFIG_CLOCK_PLL_PREDIV</code> (f0, f1, f3) and <code>CONFIG_CLOCK_PLL_MUL</code>.</li>
</ul>
</li>
</ul>
<h2><a class="anchor" id="autotoc_md76"></a>
Advanced Peripheral Bus (APB) clock prescalers:</h2>
<p>These prescalers are used to compute the PCLK1 and PCLK2 clock values. Use <code>CONFIG_CLOCK_APB1_DIV</code> and <code>CONFIG_CLOCK_APB2_DIV</code> constants to configure the prescalers (just set the frequency factor). APB2 is not available on f0 and g0 families so setting <code>CONFIG_CLOCK_APB2_DIV</code> will have no effect on them.</p>
<h2><a class="anchor" id="autotoc_md77"></a>
MCO (Microcontroller Clock Output) parameters:</h2>
<p>For stm32f[2|4|7], clock outputs can be configured as follows:</p><ul>
<li>set <code>CONFIG_CLOCK_ENABLE_MCO1</code> to enable MCO1 (on PA8) and use <code>CONFIG_CLOCK_MCO1_PRE</code> constant to specify the MCO1 prescaler (default to 1). Possible sources are HSE, HSI and PLL (the default): set 1 to <code>CONFIG_CLOCK_MCO1_USE_HSE</code>, <code>CONFIG_CLOCK_MCO1_USE_HSI</code> or <code>CONFIG_CLOCK_MCO1_USE_PLL</code> to select the source;</li>
<li>set <code>CONFIG_CLOCK_ENABLE_MCO2</code> to enable MCO1 (on PC9) and use <code>CONFIG_CLOCK_MCO2_PRE</code> constant to specify the MCO2 prescaler (default to 1). Possible sources are HSE, SYSCLK, PLLI2S and PLL (the default): set 1 to <code>CONFIG_CLOCK_MCO1_USE_HSE</code>, <code>CONFIG_CLOCK_MCO1_USE_SYSCLK</code>, <code>CONFIG_CLOCK_MCO1_USE_PLLI2S</code> or <code>CONFIG_CLOCK_MCO1_USE_PLL</code> to select the source; </li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__candev__stm32.html">STM32 CAN controller</a></td></tr>
<tr class="memdesc:group__candev__stm32"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__lcd__fmc.html">STM32 FMC/FSMC LCD low-level parallel interface driver</a></td></tr>
<tr class="memdesc:group__cpu__stm32__lcd__fmc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__periph__fmc.html">STM32 FMC/FSMC peripheral driver</a></td></tr>
<tr class="memdesc:group__cpu__stm32__periph__fmc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <code>periph_fmc</code> module implements a driver for STM32 FMC/FSMC peripherals. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug.html">STM32WL hardware debugging</a></td></tr>
<tr class="memdesc:group__cpu__stm32__wl__debug"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__usbdev.html">stm32 USB OTG FS/HS peripheral</a></td></tr>
<tr class="memdesc:group__cpu__stm32__usbdev"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB interface functions for the stm32 class devices <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2c0_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2c0_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure STM32C0 clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__common__fx__gx__mp1__c0_8h.html">cfg_clock_common_fx_gx_mp1_c0.h</a></td></tr>
<tr class="memdesc:cfg__clock__common__fx__gx__mp1__c0_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base STM32Fx/Gx/MP1/C0 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__common__lx__u5__wx_8h.html">cfg_clock_common_lx_u5_wx.h</a></td></tr>
<tr class="memdesc:cfg__clock__common__lx__u5__wx_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base STM32Lx/U5/Wx clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2clk_2clk__conf_8h.html">clk_conf.h</a></td></tr>
<tr class="memdesc:stm32_2include_2clk_2clk__conf_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main header for STM32 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2f0f1f3_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2f0f1f3_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default clock configuration for STM32F0/F1/F3. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2f2f4f7_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2f2f4f7_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main header for STM32F2/F4/F7 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__default__100_8h.html">cfg_clock_default_100.h</a></td></tr>
<tr class="memdesc:cfg__clock__default__100_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32F4 clock configuration for 100MHz boards. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__default__120_8h.html">cfg_clock_default_120.h</a></td></tr>
<tr class="memdesc:cfg__clock__default__120_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32F2/4/7 clock configuration for 120MHz boards. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__default__180_8h.html">cfg_clock_default_180.h</a></td></tr>
<tr class="memdesc:cfg__clock__default__180_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32F4 clock configuration for 180MHz boards. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__default__216_8h.html">cfg_clock_default_216.h</a></td></tr>
<tr class="memdesc:cfg__clock__default__216_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32F7 clock configuration for 216MHz boards. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__clock__default__84_8h.html">cfg_clock_default_84.h</a></td></tr>
<tr class="memdesc:cfg__clock__default__84_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32F4 clock configuration for 84MHz boards. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2g0g4_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2g0g4_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure STM32G0/G4 clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2l0l1_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2l0l1_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32L0/STM32L1 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2l4l5wx_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2l4l5wx_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32L4 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2mp1_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2mp1_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main header for STM32MP1 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2clk_2u5_2cfg__clock__default_8h.html">cfg_clock_default.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2clk_2u5_2cfg__clock__default_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default STM32U5 clock configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2cpu__conf_8h.html">cpu_conf.h</a></td></tr>
<tr class="memdesc:stm32_2include_2cpu__conf_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation specific CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2gpio__ll__arch_8h.html">gpio_ll_arch.h</a></td></tr>
<tr class="memdesc:stm32_2include_2gpio__ll__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific part of the Peripheral GPIO Low-Level API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2c0_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2c0_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32C0 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__backup__ram_8h.html">cpu_backup_ram.h</a></td></tr>
<tr class="memdesc:cpu__backup__ram_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup SRAM CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2cpu__common_8h.html">cpu_common.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2cpu__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common CPU definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__dma_8h.html">cpu_dma.h</a></td></tr>
<tr class="memdesc:cpu__dma_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__eth_8h.html">cpu_eth.h</a></td></tr>
<tr class="memdesc:cpu__eth_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__gpio_8h.html">cpu_gpio.h</a></td></tr>
<tr class="memdesc:cpu__gpio_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO CPU definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__gpio__ll_8h.html">cpu_gpio_ll.h</a></td></tr>
<tr class="memdesc:cpu__gpio__ll_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO LL CPU definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__i2c_8h.html">cpu_i2c.h</a></td></tr>
<tr class="memdesc:cpu__i2c_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__ltdc_8h.html">cpu_ltdc.h</a></td></tr>
<tr class="memdesc:cpu__ltdc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">LTDC CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2cpu__pm_8h.html">cpu_pm.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2cpu__pm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management (PM) CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__pwm_8h.html">cpu_pwm.h</a></td></tr>
<tr class="memdesc:cpu__pwm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__qdec_8h.html">cpu_qdec.h</a></td></tr>
<tr class="memdesc:cpu__qdec_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">QDEC CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__sdmmc_8h.html">cpu_sdmmc.h</a></td></tr>
<tr class="memdesc:cpu__sdmmc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific definitions for SDIO/SDMMC for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__spi_8h.html">cpu_spi.h</a></td></tr>
<tr class="memdesc:cpu__spi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__timer_8h.html">cpu_timer.h</a></td></tr>
<tr class="memdesc:cpu__timer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho">Timer</a> CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__uart_8h.html">cpu_uart.h</a></td></tr>
<tr class="memdesc:cpu__uart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__usbdev_8h.html">cpu_usbdev.h</a></td></tr>
<tr class="memdesc:cpu__usbdev_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__vbat_8h.html">cpu_vbat.h</a></td></tr>
<tr class="memdesc:cpu__vbat_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU internal VBAT interface and definitions of the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__wdt_8h.html">cpu_wdt.h</a></td></tr>
<tr class="memdesc:cpu__wdt_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog CPU definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f0_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f0_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F0 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f1_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F1 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f2_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f2_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F2 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f3_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f3_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F3 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f4_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f4_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F4 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2f7_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2f7_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F7 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2g0_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2g0_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32G0 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2g4_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2g4_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM3G4 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2l0_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2l0_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32L0 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2l1_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2l1_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32L1 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2l4_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2l4_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32L4 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2l5_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2l5_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32L5 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2u5_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2u5_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32U5 CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2wb_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2wb_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32WB CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph_2wl_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph_2wl_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32WL CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:stm32_2include_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared CPU specific definitions for the STM32 family. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stmclk_8h.html">stmclk.h</a></td></tr>
<tr class="memdesc:stmclk_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface for configuring the clock tree of STM32 CPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2stm32_2include_2tinyusb__hw__defaults_8h.html">tinyusb_hw_defaults.h</a></td></tr>
<tr class="memdesc:cpu_2stm32_2include_2tinyusb__hw__defaults_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 specific default configurations for tinyUSB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
