# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../rtl/user/bram11.v" \
"../../../../../rtl/user/fir.v" \
"../../../../../rtl/user/user_proj_example.counter.v" \
"../../../../../rtl/user/user_project_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
