Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7013d2f586364498a75a246e09249168 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_behav xil_defaultlib.TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REGS
Compiling module xil_defaultlib.Input
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Output
Compiling module xil_defaultlib.Muti_ALU
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.nixie_tube
Compiling module xil_defaultlib.REGS_ALU
Compiling module xil_defaultlib.TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_behav
