<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe')">rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.94</td>
<td class="s10 cl rt"><a href="mod2414.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2414.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2414.html#Toggle" > 79.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2414.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2414.html#inst_tag_176322"  onclick="showContent('inst_tag_176322')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 87.19</td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176322_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod2414.html#inst_tag_176322_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176322_Toggle" > 72.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176322_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2414.html#inst_tag_176324"  onclick="showContent('inst_tag_176324')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 90.81</td>
<td class="s10 cl rt"><a href="mod2414.html#inst_tag_176324_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2414.html#inst_tag_176324_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176324_Toggle" > 78.14</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176324_Branch" > 97.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2414.html#inst_tag_176323"  onclick="showContent('inst_tag_176323')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 91.82</td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176323_Line" > 95.92</a></td>
<td class="s10 cl rt"><a href="mod2414.html#inst_tag_176323_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176323_Toggle" > 76.11</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176323_Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_176322'>
<hr>
<a name="inst_tag_176322"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_176322" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.19</td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176322_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod2414.html#inst_tag_176322_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176322_Toggle" > 72.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176322_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.66</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s7 cl rt"> 76.02</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2656.html#inst_tag_194234" >DMA_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod806.html#inst_tag_37931" id="tag_urg_inst_37931">FsmCurState</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3212.html#inst_tag_235245" id="tag_urg_inst_235245">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195105" id="tag_urg_inst_195105">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195106" id="tag_urg_inst_195106">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195107" id="tag_urg_inst_195107">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2399.html#inst_tag_176252" id="tag_urg_inst_176252">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2335.html#inst_tag_174085" id="tag_urg_inst_174085">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256550" id="tag_urg_inst_256550">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256549" id="tag_urg_inst_256549">ursrrrg123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256548" id="tag_urg_inst_256548">ursrrrg204</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256551" id="tag_urg_inst_256551">ursrrrg205</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149735" id="tag_urg_inst_149735">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149734" id="tag_urg_inst_149734">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3519.html#inst_tag_258706" id="tag_urg_inst_258706">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod673.html#inst_tag_31970" id="tag_urg_inst_31970">uu246b8ec1</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176324'>
<hr>
<a name="inst_tag_176324"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_176324" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.81</td>
<td class="s10 cl rt"><a href="mod2414.html#inst_tag_176324_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2414.html#inst_tag_176324_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176324_Toggle" > 78.14</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176324_Branch" > 97.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s7 cl rt"> 79.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1281.html#inst_tag_74885" >FCB_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod806.html#inst_tag_37935" id="tag_urg_inst_37935">FsmCurState</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3212.html#inst_tag_235249" id="tag_urg_inst_235249">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195117" id="tag_urg_inst_195117">ummd90eb2</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195118" id="tag_urg_inst_195118">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195119" id="tag_urg_inst_195119">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2399.html#inst_tag_176256" id="tag_urg_inst_176256">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2335.html#inst_tag_174164" id="tag_urg_inst_174164">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_5.html#inst_tag_256937" id="tag_urg_inst_256937">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_5.html#inst_tag_256936" id="tag_urg_inst_256936">ursrrrg123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_5.html#inst_tag_256935" id="tag_urg_inst_256935">ursrrrg204</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_5.html#inst_tag_256938" id="tag_urg_inst_256938">ursrrrg205</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149753" id="tag_urg_inst_149753">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149752" id="tag_urg_inst_149752">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3519.html#inst_tag_258711" id="tag_urg_inst_258711">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 74.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod673.html#inst_tag_31975" id="tag_urg_inst_31975">uu246b8ec1</a></td>
<td class="s7 cl rt"> 74.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176323'>
<hr>
<a name="inst_tag_176323"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_176323" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.82</td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176323_Line" > 95.92</a></td>
<td class="s10 cl rt"><a href="mod2414.html#inst_tag_176323_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2414.html#inst_tag_176323_Toggle" > 76.11</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2414.html#inst_tag_176323_Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.05</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.22</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.16</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2669.html#inst_tag_194785" >gbe_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod806.html#inst_tag_37932" id="tag_urg_inst_37932">FsmCurState</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3212.html#inst_tag_235246" id="tag_urg_inst_235246">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195108" id="tag_urg_inst_195108">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195109" id="tag_urg_inst_195109">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_195110" id="tag_urg_inst_195110">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2399.html#inst_tag_176253" id="tag_urg_inst_176253">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2335.html#inst_tag_174086" id="tag_urg_inst_174086">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256554" id="tag_urg_inst_256554">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256553" id="tag_urg_inst_256553">ursrrrg123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256552" id="tag_urg_inst_256552">ursrrrg204</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3427_1.html#inst_tag_256555" id="tag_urg_inst_256555">ursrrrg205</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149737" id="tag_urg_inst_149737">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2159.html#inst_tag_149736" id="tag_urg_inst_149736">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3519.html#inst_tag_258707" id="tag_urg_inst_258707">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 74.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod673.html#inst_tag_31971" id="tag_urg_inst_31971">uu246b8ec1</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2414.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21644</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21649</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21681</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21705</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21720</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21792</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21797</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21838</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21846</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>21859</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21644      1/1          		if ( ! Sys_Clk_RstN )
21645      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21646      1/1          		else if ( CntCe )
21647      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21648                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21649      1/1          		case ( CurState )
21650      1/1          			2'b10   : PSelSetV = u_14e ;
21651      1/1          			2'b01   : PSelSetV = u_c602 ;
21652      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21653      1/1          			default : PSelSetV = 1'b0 ;
21654                   		endcase
21655                   	end
21656                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21657                   		.Clk( Sys_Clk )
21658                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21659                   	,	.Clk_En( Sys_Clk_En )
21660                   	,	.Clk_EnS( Sys_Clk_EnS )
21661                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21662                   	,	.Clk_RstN( Sys_Clk_RstN )
21663                   	,	.Clk_Tm( Sys_Clk_Tm )
21664                   	,	.O( ApbA_0_PSel )
21665                   	,	.Reset( PRdy )
21666                   	,	.Set( PSelSetV )
21667                   	);
21668                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21669                   		.Clk( Sys_Clk )
21670                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21671                   	,	.Clk_En( Sys_Clk_En )
21672                   	,	.Clk_EnS( Sys_Clk_EnS )
21673                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21674                   	,	.Clk_RstN( Sys_Clk_RstN )
21675                   	,	.Clk_Tm( Sys_Clk_Tm )
21676                   	,	.O( PEn )
21677                   	,	.Reset( PRdy )
21678                   	,	.Set( PSel )
21679                   	);
21680                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21681      1/1          		case ( CurState )
21682      1/1          			2'b10   : PSelSet = u_b9a5 ;
21683      1/1          			2'b01   : PSelSet = u_b081 ;
21684      1/1          			2'b0    : PSelSet = u_825f ;
21685      1/1          			default : PSelSet = 1'b0 ;
21686                   		endcase
21687                   	end
21688                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21689                   		.Clk( Sys_Clk )
21690                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21691                   	,	.Clk_En( Sys_Clk_En )
21692                   	,	.Clk_EnS( Sys_Clk_EnS )
21693                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21694                   	,	.Clk_RstN( Sys_Clk_RstN )
21695                   	,	.Clk_Tm( Sys_Clk_Tm )
21696                   	,	.O( PSel )
21697                   	,	.Reset( PRdy )
21698                   	,	.Set( PSelSet )
21699                   	);
21700                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21701                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21702                   	);
21703                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21704                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21705      1/1          		case ( uRdData1_caseSel )
21706      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21707      1/1          			default : RdData1 = 32'b0 ;
21708                   		endcase
21709                   	end
21710                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21711                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21712      1/1          		if ( ! Sys_Clk_RstN )
21713      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21714      1/1          		else if ( Sm_RD &amp; PRdy )
21715      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21716                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21717                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21718                   	);
21719                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21720      1/1          		if ( ! Sys_Clk_RstN )
21721      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21722      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21723      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21724                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21725                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21726                   	);
21727                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21728                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21729                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21730                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21731                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21732                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21733                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21734                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21735                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21736                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21737                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21738                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21739                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21740                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21741                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21742                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21743                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21744                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
21745                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21746                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21747                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21748                   	,	.GenPrt_Req_Be( u_Req_Be )
21749                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21750                   	,	.GenPrt_Req_Data( u_Req_Data )
21751                   	,	.GenPrt_Req_Last( u_Req_Last )
21752                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21753                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21754                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21755                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21756                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21757                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21758                   	,	.GenPrt_Req_User( u_Req_User )
21759                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21760                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21761                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21762                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21763                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21764                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21765                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21766                   	);
21767                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
21768                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
21769                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21770                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21771                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
21772                   		.Clk( Sys_Clk )
21773                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21774                   	,	.Clk_En( Sys_Clk_En )
21775                   	,	.Clk_EnS( Sys_Clk_EnS )
21776                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21777                   	,	.Clk_RstN( Sys_Clk_RstN )
21778                   	,	.Clk_Tm( Sys_Clk_Tm )
21779                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
21780                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
21781                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
21782                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
21783                   	,	.CurState( u_bdb6 )
21784                   	,	.NextState( u_b9ec )
21785                   	);
21786                   	assign CurState = u_bdb6;
21787                   	assign Sm_IDLE = CurState == 2'b00;
21788                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
21789                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
21790                   	assign Apb_0_paddr = ApbA_0_PAddr;
21791                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21792      1/1          		if ( ! Sys_Clk_RstN )
21793      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
21794      1/1          		else if ( StartCnt )
21795      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
21796                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21797      1/1          		if ( ! Sys_Clk_RstN )
21798      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
21799      1/1          		else if ( StartCnt )
21800      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
21801                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21802      1/1          		if ( ! Sys_Clk_RstN )
21803      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
21804      1/1          		else if ( PSelSet )
21805      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
21806                   	assign Apb_0_psel = ApbA_0_PSel;
21807                   	assign Apb_0_penable = ApbA_0_PEnable;
21808                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
21809                   		.Clk( Sys_Clk )
21810                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21811                   	,	.Clk_En( Sys_Clk_En )
21812                   	,	.Clk_EnS( Sys_Clk_EnS )
21813                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21814                   	,	.Clk_RstN( Sys_Clk_RstN )
21815                   	,	.Clk_Tm( Sys_Clk_Tm )
21816                   	,	.O( ApbA_0_PEnable )
21817                   	,	.Reset( PRdy )
21818                   	,	.Set( Apb_0_psel )
21819                   	);
21820                   	assign ApbA_0_PWBe = WrBe1;
21821                   	assign Apb_0_pwbe = ApbA_0_PWBe;
21822                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
21823                   		.Dflt( 1'b0 )
21824                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
21825                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
21826                   	,	.O( WDCe )
21827                   	,	.Sel( CurState )
21828                   	);
21829                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21830      1/1          		if ( ! Sys_Clk_RstN )
21831      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
21832      1/1          		else if ( WDCe )
21833      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
21834                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
21835                   	assign ApbA_0_PWData = WrData1;
21836                   	assign Apb_0_pwdata = ApbA_0_PWData;
21837                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21838      1/1          		if ( ! Sys_Clk_RstN )
21839      1/1          			WrData &lt;= #1.0 ( 32'b0 );
21840      1/1          		else if ( WDCe )
21841      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
21842                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
21843                   	assign ApbA_0_PWrite = WriteEn;
21844                   	assign Apb_0_pwrite = ApbA_0_PWrite;
21845                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21846      1/1          		if ( ! Sys_Clk_RstN )
21847      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
21848      1/1          		else if ( StartCnt )
21849      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
21850                   	assign NiuEmpty = 1'b1;
21851                   	assign SmPwr_Idle = Sm_IDLE;
21852                   	assign Sys_Pwr_Idle = SmPwr_Idle;
21853                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
21854                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
21855                   	assign WakeUp_Gen = GenLcl_Req_Vld;
21856                   	// synopsys translate_off
21857                   	// synthesis translate_off
21858                   	always @( posedge Sys_Clk )
21859      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
21860      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
21861      <font color = "grey">unreachable  </font>				dontStop = 0;
21862      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
21863      <font color = "grey">unreachable  </font>				if (!dontStop) begin
21864      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
21865      <font color = "grey">unreachable  </font>					$stop;
21866                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21867                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2414.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21586
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21647
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21722
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21788
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2414.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">394</td>
<td class="rt">79.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">199</td>
<td class="rt">80.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">195</td>
<td class="rt">78.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">394</td>
<td class="rt">79.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">199</td>
<td class="rt">80.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">195</td>
<td class="rt">78.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2414.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21586</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21644</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21649</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21681</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21712</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21720</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21792</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21797</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21838</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21846</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21586      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21788      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21645      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21646      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21647      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21649      		case ( CurState )
           		<font color = "green">-1-</font>  
21650      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21651      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21652      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21653      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21681      		case ( CurState )
           		<font color = "green">-1-</font>  
21682      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21683      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21684      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21685      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21705      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21706      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21707      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21712      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21713      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21714      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21715      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21720      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21721      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21722      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21723      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21792      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21793      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21794      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21795      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21797      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21798      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21799      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21800      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21802      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21803      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
21804      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
21805      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21830      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21831      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21832      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21833      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21838      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21839      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21840      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21841      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21846      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21847      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21848      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21849      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176322'>
<a name="inst_tag_176322_Line"></a>
<b>Line Coverage for Instance : <a href="mod2414.html#inst_tag_176322" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21644</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21649</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21681</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21705</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21720</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21792</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21797</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21838</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21846</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>21859</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21644      1/1          		if ( ! Sys_Clk_RstN )
21645      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21646      1/1          		else if ( CntCe )
21647      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21648                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21649      1/1          		case ( CurState )
21650      1/1          			2'b10   : PSelSetV = u_14e ;
21651      1/1          			2'b01   : PSelSetV = u_c602 ;
21652      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21653      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
21654                   		endcase
21655                   	end
21656                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21657                   		.Clk( Sys_Clk )
21658                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21659                   	,	.Clk_En( Sys_Clk_En )
21660                   	,	.Clk_EnS( Sys_Clk_EnS )
21661                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21662                   	,	.Clk_RstN( Sys_Clk_RstN )
21663                   	,	.Clk_Tm( Sys_Clk_Tm )
21664                   	,	.O( ApbA_0_PSel )
21665                   	,	.Reset( PRdy )
21666                   	,	.Set( PSelSetV )
21667                   	);
21668                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21669                   		.Clk( Sys_Clk )
21670                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21671                   	,	.Clk_En( Sys_Clk_En )
21672                   	,	.Clk_EnS( Sys_Clk_EnS )
21673                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21674                   	,	.Clk_RstN( Sys_Clk_RstN )
21675                   	,	.Clk_Tm( Sys_Clk_Tm )
21676                   	,	.O( PEn )
21677                   	,	.Reset( PRdy )
21678                   	,	.Set( PSel )
21679                   	);
21680                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21681      1/1          		case ( CurState )
21682      1/1          			2'b10   : PSelSet = u_b9a5 ;
21683      1/1          			2'b01   : PSelSet = u_b081 ;
21684      1/1          			2'b0    : PSelSet = u_825f ;
21685      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
21686                   		endcase
21687                   	end
21688                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21689                   		.Clk( Sys_Clk )
21690                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21691                   	,	.Clk_En( Sys_Clk_En )
21692                   	,	.Clk_EnS( Sys_Clk_EnS )
21693                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21694                   	,	.Clk_RstN( Sys_Clk_RstN )
21695                   	,	.Clk_Tm( Sys_Clk_Tm )
21696                   	,	.O( PSel )
21697                   	,	.Reset( PRdy )
21698                   	,	.Set( PSelSet )
21699                   	);
21700                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21701                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21702                   	);
21703                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21704                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21705      1/1          		case ( uRdData1_caseSel )
21706      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21707      1/1          			default : RdData1 = 32'b0 ;
21708                   		endcase
21709                   	end
21710                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21711                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21712      1/1          		if ( ! Sys_Clk_RstN )
21713      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21714      1/1          		else if ( Sm_RD &amp; PRdy )
21715      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21716                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21717                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21718                   	);
21719                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21720      1/1          		if ( ! Sys_Clk_RstN )
21721      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21722      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21723      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21724                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21725                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21726                   	);
21727                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21728                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21729                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21730                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21731                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21732                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21733                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21734                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21735                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21736                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21737                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21738                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21739                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21740                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21741                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21742                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21743                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21744                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
21745                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21746                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21747                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21748                   	,	.GenPrt_Req_Be( u_Req_Be )
21749                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21750                   	,	.GenPrt_Req_Data( u_Req_Data )
21751                   	,	.GenPrt_Req_Last( u_Req_Last )
21752                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21753                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21754                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21755                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21756                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21757                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21758                   	,	.GenPrt_Req_User( u_Req_User )
21759                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21760                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21761                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21762                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21763                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21764                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21765                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21766                   	);
21767                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
21768                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
21769                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21770                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21771                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
21772                   		.Clk( Sys_Clk )
21773                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21774                   	,	.Clk_En( Sys_Clk_En )
21775                   	,	.Clk_EnS( Sys_Clk_EnS )
21776                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21777                   	,	.Clk_RstN( Sys_Clk_RstN )
21778                   	,	.Clk_Tm( Sys_Clk_Tm )
21779                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
21780                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
21781                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
21782                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
21783                   	,	.CurState( u_bdb6 )
21784                   	,	.NextState( u_b9ec )
21785                   	);
21786                   	assign CurState = u_bdb6;
21787                   	assign Sm_IDLE = CurState == 2'b00;
21788                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
21789                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
21790                   	assign Apb_0_paddr = ApbA_0_PAddr;
21791                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21792      1/1          		if ( ! Sys_Clk_RstN )
21793      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
21794      1/1          		else if ( StartCnt )
21795      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
21796                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21797      1/1          		if ( ! Sys_Clk_RstN )
21798      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
21799      1/1          		else if ( StartCnt )
21800      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
21801                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21802      1/1          		if ( ! Sys_Clk_RstN )
21803      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
21804      1/1          		else if ( PSelSet )
21805      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
21806                   	assign Apb_0_psel = ApbA_0_PSel;
21807                   	assign Apb_0_penable = ApbA_0_PEnable;
21808                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
21809                   		.Clk( Sys_Clk )
21810                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21811                   	,	.Clk_En( Sys_Clk_En )
21812                   	,	.Clk_EnS( Sys_Clk_EnS )
21813                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21814                   	,	.Clk_RstN( Sys_Clk_RstN )
21815                   	,	.Clk_Tm( Sys_Clk_Tm )
21816                   	,	.O( ApbA_0_PEnable )
21817                   	,	.Reset( PRdy )
21818                   	,	.Set( Apb_0_psel )
21819                   	);
21820                   	assign ApbA_0_PWBe = WrBe1;
21821                   	assign Apb_0_pwbe = ApbA_0_PWBe;
21822                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
21823                   		.Dflt( 1'b0 )
21824                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
21825                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
21826                   	,	.O( WDCe )
21827                   	,	.Sel( CurState )
21828                   	);
21829                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21830      1/1          		if ( ! Sys_Clk_RstN )
21831      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
21832      1/1          		else if ( WDCe )
21833      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
21834                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
21835                   	assign ApbA_0_PWData = WrData1;
21836                   	assign Apb_0_pwdata = ApbA_0_PWData;
21837                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21838      1/1          		if ( ! Sys_Clk_RstN )
21839      1/1          			WrData &lt;= #1.0 ( 32'b0 );
21840      1/1          		else if ( WDCe )
21841      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
21842                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
21843                   	assign ApbA_0_PWrite = WriteEn;
21844                   	assign Apb_0_pwrite = ApbA_0_PWrite;
21845                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21846      1/1          		if ( ! Sys_Clk_RstN )
21847      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
21848      1/1          		else if ( StartCnt )
21849      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
21850                   	assign NiuEmpty = 1'b1;
21851                   	assign SmPwr_Idle = Sm_IDLE;
21852                   	assign Sys_Pwr_Idle = SmPwr_Idle;
21853                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
21854                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
21855                   	assign WakeUp_Gen = GenLcl_Req_Vld;
21856                   	// synopsys translate_off
21857                   	// synthesis translate_off
21858                   	always @( posedge Sys_Clk )
21859      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
21860      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
21861      <font color = "grey">unreachable  </font>				dontStop = 0;
21862      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
21863      <font color = "grey">unreachable  </font>				if (!dontStop) begin
21864      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
21865      <font color = "grey">unreachable  </font>					$stop;
21866                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21867                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_176322_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2414.html#inst_tag_176322" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21586
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21647
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21722
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21788
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176322_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2414.html#inst_tag_176322" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">358</td>
<td class="rt">72.47 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">181</td>
<td class="rt">73.28 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">177</td>
<td class="rt">71.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">358</td>
<td class="rt">72.47 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">181</td>
<td class="rt">73.28 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">177</td>
<td class="rt">71.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176322_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2414.html#inst_tag_176322" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">39</td>
<td class="rt">92.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21644</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21649</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21681</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21712</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21720</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21792</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21797</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21838</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21846</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21586      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21788      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21645      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21646      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21647      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21649      		case ( CurState )
           		<font color = "red">-1-</font>  
21650      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21651      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21652      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21653      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21681      		case ( CurState )
           		<font color = "red">-1-</font>  
21682      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21683      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21684      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21685      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21705      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21706      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21707      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21712      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21713      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21714      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21715      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21720      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21721      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21722      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21723      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21792      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21793      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21794      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21795      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21797      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21798      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21799      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21800      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21802      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21803      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
21804      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
21805      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21830      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21831      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21832      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21833      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21838      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21839      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21840      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21841      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21846      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21847      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21848      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21849      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176324'>
<a name="inst_tag_176324_Line"></a>
<b>Line Coverage for Instance : <a href="mod2414.html#inst_tag_176324" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21644</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21649</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21681</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21705</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21720</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21792</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21797</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21838</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21846</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>21859</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21644      1/1          		if ( ! Sys_Clk_RstN )
21645      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21646      1/1          		else if ( CntCe )
21647      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21648                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21649      1/1          		case ( CurState )
21650      1/1          			2'b10   : PSelSetV = u_14e ;
21651      1/1          			2'b01   : PSelSetV = u_c602 ;
21652      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21653      1/1          			default : PSelSetV = 1'b0 ;
21654                   		endcase
21655                   	end
21656                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21657                   		.Clk( Sys_Clk )
21658                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21659                   	,	.Clk_En( Sys_Clk_En )
21660                   	,	.Clk_EnS( Sys_Clk_EnS )
21661                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21662                   	,	.Clk_RstN( Sys_Clk_RstN )
21663                   	,	.Clk_Tm( Sys_Clk_Tm )
21664                   	,	.O( ApbA_0_PSel )
21665                   	,	.Reset( PRdy )
21666                   	,	.Set( PSelSetV )
21667                   	);
21668                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21669                   		.Clk( Sys_Clk )
21670                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21671                   	,	.Clk_En( Sys_Clk_En )
21672                   	,	.Clk_EnS( Sys_Clk_EnS )
21673                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21674                   	,	.Clk_RstN( Sys_Clk_RstN )
21675                   	,	.Clk_Tm( Sys_Clk_Tm )
21676                   	,	.O( PEn )
21677                   	,	.Reset( PRdy )
21678                   	,	.Set( PSel )
21679                   	);
21680                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21681      1/1          		case ( CurState )
21682      1/1          			2'b10   : PSelSet = u_b9a5 ;
21683      1/1          			2'b01   : PSelSet = u_b081 ;
21684      1/1          			2'b0    : PSelSet = u_825f ;
21685      1/1          			default : PSelSet = 1'b0 ;
21686                   		endcase
21687                   	end
21688                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21689                   		.Clk( Sys_Clk )
21690                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21691                   	,	.Clk_En( Sys_Clk_En )
21692                   	,	.Clk_EnS( Sys_Clk_EnS )
21693                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21694                   	,	.Clk_RstN( Sys_Clk_RstN )
21695                   	,	.Clk_Tm( Sys_Clk_Tm )
21696                   	,	.O( PSel )
21697                   	,	.Reset( PRdy )
21698                   	,	.Set( PSelSet )
21699                   	);
21700                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21701                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21702                   	);
21703                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21704                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21705      1/1          		case ( uRdData1_caseSel )
21706      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21707      1/1          			default : RdData1 = 32'b0 ;
21708                   		endcase
21709                   	end
21710                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21711                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21712      1/1          		if ( ! Sys_Clk_RstN )
21713      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21714      1/1          		else if ( Sm_RD &amp; PRdy )
21715      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21716                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21717                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21718                   	);
21719                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21720      1/1          		if ( ! Sys_Clk_RstN )
21721      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21722      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21723      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21724                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21725                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21726                   	);
21727                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21728                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21729                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21730                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21731                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21732                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21733                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21734                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21735                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21736                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21737                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21738                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21739                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21740                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21741                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21742                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21743                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21744                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
21745                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21746                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21747                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21748                   	,	.GenPrt_Req_Be( u_Req_Be )
21749                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21750                   	,	.GenPrt_Req_Data( u_Req_Data )
21751                   	,	.GenPrt_Req_Last( u_Req_Last )
21752                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21753                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21754                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21755                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21756                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21757                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21758                   	,	.GenPrt_Req_User( u_Req_User )
21759                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21760                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21761                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21762                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21763                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21764                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21765                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21766                   	);
21767                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
21768                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
21769                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21770                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21771                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
21772                   		.Clk( Sys_Clk )
21773                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21774                   	,	.Clk_En( Sys_Clk_En )
21775                   	,	.Clk_EnS( Sys_Clk_EnS )
21776                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21777                   	,	.Clk_RstN( Sys_Clk_RstN )
21778                   	,	.Clk_Tm( Sys_Clk_Tm )
21779                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
21780                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
21781                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
21782                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
21783                   	,	.CurState( u_bdb6 )
21784                   	,	.NextState( u_b9ec )
21785                   	);
21786                   	assign CurState = u_bdb6;
21787                   	assign Sm_IDLE = CurState == 2'b00;
21788                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
21789                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
21790                   	assign Apb_0_paddr = ApbA_0_PAddr;
21791                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21792      1/1          		if ( ! Sys_Clk_RstN )
21793      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
21794      1/1          		else if ( StartCnt )
21795      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
21796                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21797      1/1          		if ( ! Sys_Clk_RstN )
21798      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
21799      1/1          		else if ( StartCnt )
21800      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
21801                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21802      1/1          		if ( ! Sys_Clk_RstN )
21803      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
21804      1/1          		else if ( PSelSet )
21805      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
21806                   	assign Apb_0_psel = ApbA_0_PSel;
21807                   	assign Apb_0_penable = ApbA_0_PEnable;
21808                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
21809                   		.Clk( Sys_Clk )
21810                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21811                   	,	.Clk_En( Sys_Clk_En )
21812                   	,	.Clk_EnS( Sys_Clk_EnS )
21813                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21814                   	,	.Clk_RstN( Sys_Clk_RstN )
21815                   	,	.Clk_Tm( Sys_Clk_Tm )
21816                   	,	.O( ApbA_0_PEnable )
21817                   	,	.Reset( PRdy )
21818                   	,	.Set( Apb_0_psel )
21819                   	);
21820                   	assign ApbA_0_PWBe = WrBe1;
21821                   	assign Apb_0_pwbe = ApbA_0_PWBe;
21822                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
21823                   		.Dflt( 1'b0 )
21824                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
21825                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
21826                   	,	.O( WDCe )
21827                   	,	.Sel( CurState )
21828                   	);
21829                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21830      1/1          		if ( ! Sys_Clk_RstN )
21831      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
21832      1/1          		else if ( WDCe )
21833      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
21834                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
21835                   	assign ApbA_0_PWData = WrData1;
21836                   	assign Apb_0_pwdata = ApbA_0_PWData;
21837                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21838      1/1          		if ( ! Sys_Clk_RstN )
21839      1/1          			WrData &lt;= #1.0 ( 32'b0 );
21840      1/1          		else if ( WDCe )
21841      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
21842                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
21843                   	assign ApbA_0_PWrite = WriteEn;
21844                   	assign Apb_0_pwrite = ApbA_0_PWrite;
21845                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21846      1/1          		if ( ! Sys_Clk_RstN )
21847      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
21848      1/1          		else if ( StartCnt )
21849      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
21850                   	assign NiuEmpty = 1'b1;
21851                   	assign SmPwr_Idle = Sm_IDLE;
21852                   	assign Sys_Pwr_Idle = SmPwr_Idle;
21853                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
21854                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
21855                   	assign WakeUp_Gen = GenLcl_Req_Vld;
21856                   	// synopsys translate_off
21857                   	// synthesis translate_off
21858                   	always @( posedge Sys_Clk )
21859      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
21860      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
21861      <font color = "grey">unreachable  </font>				dontStop = 0;
21862      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
21863      <font color = "grey">unreachable  </font>				if (!dontStop) begin
21864      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
21865      <font color = "grey">unreachable  </font>					$stop;
21866                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21867                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_176324_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2414.html#inst_tag_176324" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21586
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21647
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21722
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21788
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176324_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2414.html#inst_tag_176324" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">386</td>
<td class="rt">78.14 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">195</td>
<td class="rt">78.95 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">191</td>
<td class="rt">77.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">386</td>
<td class="rt">78.14 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">195</td>
<td class="rt">78.95 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">191</td>
<td class="rt">77.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176324_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2414.html#inst_tag_176324" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">41</td>
<td class="rt">97.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21586</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">21644</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21649</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21681</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21712</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21720</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21792</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21797</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21838</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21846</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21586      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21788      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21645      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21646      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21647      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21649      		case ( CurState )
           		<font color = "green">-1-</font>  
21650      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21651      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21652      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21653      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21681      		case ( CurState )
           		<font color = "green">-1-</font>  
21682      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21683      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21684      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21685      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21705      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21706      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21707      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21712      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21713      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21714      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21715      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21720      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21721      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21722      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21723      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21792      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21793      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21794      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21795      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21797      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21798      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21799      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21800      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21802      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21803      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
21804      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
21805      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21830      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21831      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21832      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21833      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21838      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21839      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21840      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21841      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21846      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21847      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21848      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21849      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176323'>
<a name="inst_tag_176323_Line"></a>
<b>Line Coverage for Instance : <a href="mod2414.html#inst_tag_176323" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21644</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21649</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21681</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21705</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21720</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21792</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21797</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21838</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21846</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>21859</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21644      1/1          		if ( ! Sys_Clk_RstN )
21645      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21646      1/1          		else if ( CntCe )
21647      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21648                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21649      1/1          		case ( CurState )
21650      1/1          			2'b10   : PSelSetV = u_14e ;
21651      1/1          			2'b01   : PSelSetV = u_c602 ;
21652      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21653      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
21654                   		endcase
21655                   	end
21656                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21657                   		.Clk( Sys_Clk )
21658                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21659                   	,	.Clk_En( Sys_Clk_En )
21660                   	,	.Clk_EnS( Sys_Clk_EnS )
21661                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21662                   	,	.Clk_RstN( Sys_Clk_RstN )
21663                   	,	.Clk_Tm( Sys_Clk_Tm )
21664                   	,	.O( ApbA_0_PSel )
21665                   	,	.Reset( PRdy )
21666                   	,	.Set( PSelSetV )
21667                   	);
21668                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21669                   		.Clk( Sys_Clk )
21670                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21671                   	,	.Clk_En( Sys_Clk_En )
21672                   	,	.Clk_EnS( Sys_Clk_EnS )
21673                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21674                   	,	.Clk_RstN( Sys_Clk_RstN )
21675                   	,	.Clk_Tm( Sys_Clk_Tm )
21676                   	,	.O( PEn )
21677                   	,	.Reset( PRdy )
21678                   	,	.Set( PSel )
21679                   	);
21680                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21681      1/1          		case ( CurState )
21682      1/1          			2'b10   : PSelSet = u_b9a5 ;
21683      1/1          			2'b01   : PSelSet = u_b081 ;
21684      1/1          			2'b0    : PSelSet = u_825f ;
21685      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
21686                   		endcase
21687                   	end
21688                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21689                   		.Clk( Sys_Clk )
21690                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21691                   	,	.Clk_En( Sys_Clk_En )
21692                   	,	.Clk_EnS( Sys_Clk_EnS )
21693                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21694                   	,	.Clk_RstN( Sys_Clk_RstN )
21695                   	,	.Clk_Tm( Sys_Clk_Tm )
21696                   	,	.O( PSel )
21697                   	,	.Reset( PRdy )
21698                   	,	.Set( PSelSet )
21699                   	);
21700                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21701                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21702                   	);
21703                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21704                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21705      1/1          		case ( uRdData1_caseSel )
21706      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21707      1/1          			default : RdData1 = 32'b0 ;
21708                   		endcase
21709                   	end
21710                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21711                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21712      1/1          		if ( ! Sys_Clk_RstN )
21713      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21714      1/1          		else if ( Sm_RD &amp; PRdy )
21715      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21716                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21717                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21718                   	);
21719                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21720      1/1          		if ( ! Sys_Clk_RstN )
21721      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21722      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21723      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21724                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21725                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21726                   	);
21727                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21728                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21729                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21730                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21731                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21732                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21733                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21734                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21735                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21736                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21737                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21738                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21739                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21740                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21741                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21742                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21743                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21744                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
21745                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21746                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21747                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21748                   	,	.GenPrt_Req_Be( u_Req_Be )
21749                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21750                   	,	.GenPrt_Req_Data( u_Req_Data )
21751                   	,	.GenPrt_Req_Last( u_Req_Last )
21752                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21753                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21754                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21755                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21756                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21757                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21758                   	,	.GenPrt_Req_User( u_Req_User )
21759                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21760                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21761                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21762                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21763                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21764                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21765                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21766                   	);
21767                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
21768                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
21769                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21770                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21771                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
21772                   		.Clk( Sys_Clk )
21773                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21774                   	,	.Clk_En( Sys_Clk_En )
21775                   	,	.Clk_EnS( Sys_Clk_EnS )
21776                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21777                   	,	.Clk_RstN( Sys_Clk_RstN )
21778                   	,	.Clk_Tm( Sys_Clk_Tm )
21779                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
21780                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
21781                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
21782                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
21783                   	,	.CurState( u_bdb6 )
21784                   	,	.NextState( u_b9ec )
21785                   	);
21786                   	assign CurState = u_bdb6;
21787                   	assign Sm_IDLE = CurState == 2'b00;
21788                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
21789                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
21790                   	assign Apb_0_paddr = ApbA_0_PAddr;
21791                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21792      1/1          		if ( ! Sys_Clk_RstN )
21793      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
21794      1/1          		else if ( StartCnt )
21795      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
21796                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21797      1/1          		if ( ! Sys_Clk_RstN )
21798      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
21799      1/1          		else if ( StartCnt )
21800      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
21801                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21802      1/1          		if ( ! Sys_Clk_RstN )
21803      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
21804      1/1          		else if ( PSelSet )
21805      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
21806                   	assign Apb_0_psel = ApbA_0_PSel;
21807                   	assign Apb_0_penable = ApbA_0_PEnable;
21808                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
21809                   		.Clk( Sys_Clk )
21810                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21811                   	,	.Clk_En( Sys_Clk_En )
21812                   	,	.Clk_EnS( Sys_Clk_EnS )
21813                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21814                   	,	.Clk_RstN( Sys_Clk_RstN )
21815                   	,	.Clk_Tm( Sys_Clk_Tm )
21816                   	,	.O( ApbA_0_PEnable )
21817                   	,	.Reset( PRdy )
21818                   	,	.Set( Apb_0_psel )
21819                   	);
21820                   	assign ApbA_0_PWBe = WrBe1;
21821                   	assign Apb_0_pwbe = ApbA_0_PWBe;
21822                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
21823                   		.Dflt( 1'b0 )
21824                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
21825                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
21826                   	,	.O( WDCe )
21827                   	,	.Sel( CurState )
21828                   	);
21829                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21830      1/1          		if ( ! Sys_Clk_RstN )
21831      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
21832      1/1          		else if ( WDCe )
21833      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
21834                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
21835                   	assign ApbA_0_PWData = WrData1;
21836                   	assign Apb_0_pwdata = ApbA_0_PWData;
21837                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21838      1/1          		if ( ! Sys_Clk_RstN )
21839      1/1          			WrData &lt;= #1.0 ( 32'b0 );
21840      1/1          		else if ( WDCe )
21841      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
21842                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
21843                   	assign ApbA_0_PWrite = WriteEn;
21844                   	assign Apb_0_pwrite = ApbA_0_PWrite;
21845                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21846      1/1          		if ( ! Sys_Clk_RstN )
21847      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
21848      1/1          		else if ( StartCnt )
21849      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
21850                   	assign NiuEmpty = 1'b1;
21851                   	assign SmPwr_Idle = Sm_IDLE;
21852                   	assign Sys_Pwr_Idle = SmPwr_Idle;
21853                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
21854                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
21855                   	assign WakeUp_Gen = GenLcl_Req_Vld;
21856                   	// synopsys translate_off
21857                   	// synthesis translate_off
21858                   	always @( posedge Sys_Clk )
21859      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
21860      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
21861      <font color = "grey">unreachable  </font>				dontStop = 0;
21862      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
21863      <font color = "grey">unreachable  </font>				if (!dontStop) begin
21864      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
21865      <font color = "grey">unreachable  </font>					$stop;
21866                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21867                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_176323_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2414.html#inst_tag_176323" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21586
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21647
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21722
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21788
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176323_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2414.html#inst_tag_176323" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">376</td>
<td class="rt">76.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">186</td>
<td class="rt">75.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">376</td>
<td class="rt">76.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">186</td>
<td class="rt">75.30 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176323_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2414.html#inst_tag_176323" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">40</td>
<td class="rt">95.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21586</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21644</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21649</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21681</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21712</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21720</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21792</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21797</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21838</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21846</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21586      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21788      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21645      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21646      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21647      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21649      		case ( CurState )
           		<font color = "red">-1-</font>  
21650      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21651      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21652      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21653      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21681      		case ( CurState )
           		<font color = "red">-1-</font>  
21682      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21683      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21684      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21685      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21705      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21706      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21707      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21712      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21713      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21714      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21715      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21720      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21721      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21722      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21723      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21792      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21793      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21794      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21795      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21797      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21798      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21799      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21800      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21802      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21803      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
21804      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
21805      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21830      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21831      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21832      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21833      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21838      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21839      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21840      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
21841      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21846      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21847      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21848      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21849      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_176322">
    <li>
      <a href="#inst_tag_176322_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176322_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176322_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176322_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176323">
    <li>
      <a href="#inst_tag_176323_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176323_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176323_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176323_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176324">
    <li>
      <a href="#inst_tag_176324_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176324_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176324_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176324_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
