Protel Design System Design Rule Check
PCB File : C:\Users\Geekchun\Desktop\IS903\ad\IS903\IS903_PCB.PcbDoc
Date     : 2020/8/7
Time     : 11:31:17

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=3.5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.5mil) (Max=15mil) (Preferred=3.5mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.722mil < 10mil) Between Pad C3-1(284.5mil,154.016mil) on Top Layer And Pad C9-2(284.896mil,193.612mil) on Top Layer [Top Solder] Mask Sliver [8.722mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.065mil < 10mil) Between Pad C3-1(284.5mil,154.016mil) on Top Layer And Pad U4-1(325.73mil,178.59mil) on Top Layer [Top Solder] Mask Sliver [9.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.624mil < 10mil) Between Pad C3-1(284.5mil,154.016mil) on Top Layer And Pad U4-2(325.73mil,153mil) on Top Layer [Top Solder] Mask Sliver [8.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.883mil < 10mil) Between Pad C3-1(284.5mil,154.016mil) on Top Layer And Pad U4-3(325.73mil,127.41mil) on Top Layer [Top Solder] Mask Sliver [9.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.628mil < 10mil) Between Pad C3-2(284.496mil,118.586mil) on Top Layer And Pad U4-3(325.73mil,127.41mil) on Top Layer [Top Solder] Mask Sliver [8.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.383mil < 10mil) Between Pad C3-2(284.496mil,118.586mil) on Top Layer And Via (303.498mil,93.438mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.383mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.854mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Pad USB1-4(220.354mil,392.658mil) on Top Layer [Top Solder] Mask Sliver [8.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.854mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Pad USB1-6(220.354mil,353.288mil) on Top Layer [Top Solder] Mask Sliver [8.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.663mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Via (319.246mil,410.572mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.689mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Pad USB1-4(220.354mil,392.658mil) on Top Layer [Top Solder] Mask Sliver [9.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.854mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Pad USB1-5(220.354mil,432.028mil) on Top Layer [Top Solder] Mask Sliver [8.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.834mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Via (303.777mil,473.053mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.834mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.922mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Via (319.246mil,410.572mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.465mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Pad R2-2(483.996mil,164.95mil) on Top Layer [Top Solder] Mask Sliver [6.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.795mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Via (508.85mil,155.08mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.461mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Pad R2-1(450.532mil,164.95mil) on Top Layer [Top Solder] Mask Sliver [6.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.07mil < 10mil) Between Pad C9-2(284.896mil,193.612mil) on Top Layer And Pad U4-1(325.73mil,178.59mil) on Top Layer [Top Solder] Mask Sliver [3.07mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.481mil < 10mil) Between Pad D1-A(1267.44mil,245.504mil) on Top Layer And Via (1227.81mil,228.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.481mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.56mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Via (1222.73mil,326.38mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.56mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.796mil < 10mil) Between Pad L1-1(403.524mil,63.8mil) on Top Layer And Via (368.09mil,82.46mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.796mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.888mil < 10mil) Between Pad L1-1(403.524mil,63.8mil) on Top Layer And Via (432.77mil,21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.888mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.986mil < 10mil) Between Pad L1-2(494.076mil,63.8mil) on Top Layer And Via (527.7mil,44.24mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.986mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Pad R2-2(483.996mil,164.95mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.461mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Pad R3-1(450.532mil,199.096mil) on Top Layer [Top Solder] Mask Sliver [6.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.461mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Pad R3-2(483.996mil,199.096mil) on Top Layer [Top Solder] Mask Sliver [6.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Via (508.85mil,155.08mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Pad R3-2(483.996mil,199.096mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.713mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Via (454.91mil,227.51mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.694mil < 10mil) Between Pad R3-2(483.996mil,199.096mil) on Top Layer And Via (454.91mil,227.51mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.694mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.718mil < 10mil) Between Pad R8-1(1273.496mil,124.552mil) on Top Layer And Pad R8-2(1273.496mil,91.086mil) on Top Layer [Top Solder] Mask Sliver [9.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.718mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Pad R9-2(1272.304mil,448.914mil) on Top Layer [Top Solder] Mask Sliver [9.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.653mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Via (1245.01mil,398.13mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.492mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Via (1248.603mil,447.38mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mil < 10mil) Between Pad U1-A1(569.22mil,39.16mil) on Top Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.74mil < 10mil) Between Pad U1-A11(569.22mil,432.86mil) on Top Layer And Via (540.924mil,447.264mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.229mil < 10mil) Between Pad U1-A12(569.22mil,472.23mil) on Top Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.229mil < 10mil) Between Pad U1-A13(569.22mil,511.6mil) on Top Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.474mil < 10mil) Between Pad U1-A2(569.22mil,78.53mil) on Top Layer And Via (543.58mil,100.068mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.474mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.479mil < 10mil) Between Pad U1-A2(569.22mil,78.53mil) on Top Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.479mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.219mil < 10mil) Between Pad U1-A3(569.22mil,117.9mil) on Top Layer And Via (543.58mil,100.068mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.219mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.043mil < 10mil) Between Pad U1-A3(569.22mil,117.9mil) on Top Layer And Via (545.572mil,136.448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.043mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.497mil < 10mil) Between Pad U1-A4(569.22mil,157.27mil) on Top Layer And Via (545.572mil,136.448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.186mil < 10mil) Between Pad U1-A4(569.22mil,157.27mil) on Top Layer And Via (589.858mil,131.267mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.286mil < 10mil) Between Pad U1-B1(608.59mil,39.16mil) on Top Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.438mil < 10mil) Between Pad U1-B12(608.59mil,472.23mil) on Top Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.438mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mil < 10mil) Between Pad U1-B12(608.59mil,472.23mil) on Top Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.431mil < 10mil) Between Pad U1-B13(608.59mil,511.6mil) on Top Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.431mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.464mil < 10mil) Between Pad U1-B13(608.59mil,511.6mil) on Top Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.582mil < 10mil) Between Pad U1-B2(608.59mil,78.53mil) on Top Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.036mil < 10mil) Between Pad U1-B4(608.59mil,157.27mil) on Top Layer And Via (589.858mil,131.267mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.036mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.845mil < 10mil) Between Pad U1-C10(647.96mil,393.49mil) on Top Layer And Via (667.644mil,368.442mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.314mil < 10mil) Between Pad U1-C12(647.96mil,472.23mil) on Top Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.314mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.337mil < 10mil) Between Pad U1-C12(647.96mil,472.23mil) on Top Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.721mil < 10mil) Between Pad U1-C13(647.96mil,511.6mil) on Top Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.721mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.655mil < 10mil) Between Pad U1-C13(647.96mil,511.6mil) on Top Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.654mil < 10mil) Between Pad U1-C4(647.96mil,157.27mil) on Top Layer And Via (671.037mil,180.39mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.847mil < 10mil) Between Pad U1-D10(687.33mil,393.49mil) on Top Layer And Via (667.644mil,368.442mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.847mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.608mil < 10mil) Between Pad U1-D10(687.33mil,393.49mil) on Top Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.912mil < 10mil) Between Pad U1-D10(687.33mil,393.49mil) on Top Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.606mil < 10mil) Between Pad U1-D11(687.33mil,432.86mil) on Top Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.009mil < 10mil) Between Pad U1-D12(687.33mil,472.23mil) on Top Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.319mil < 10mil) Between Pad U1-D13(687.33mil,511.6mil) on Top Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.318mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-D3(687.33mil,117.9mil) on Top Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.273mil < 10mil) Between Pad U1-D4(687.33mil,157.27mil) on Top Layer And Via (671.037mil,180.39mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.273mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-D4(687.33mil,157.27mil) on Top Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.71mil < 10mil) Between Pad U1-D4(687.33mil,157.27mil) on Top Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.71mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.029mil < 10mil) Between Pad U1-D5(687.33mil,196.64mil) on Top Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.029mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.818mil < 10mil) Between Pad U1-D5(687.33mil,196.64mil) on Top Layer And Via (709.837mil,219.147mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.818mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-D6(687.33mil,236.01mil) on Top Layer And Via (707.074mil,255.636mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.112mil < 10mil) Between Pad U1-D6(687.33mil,236.01mil) on Top Layer And Via (709.837mil,219.147mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.404mil < 10mil) Between Pad U1-D8(687.33mil,314.75mil) on Top Layer And Via (665.8mil,330.055mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.404mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.279mil < 10mil) Between Pad U1-D9(687.33mil,354.12mil) on Top Layer And Via (665.8mil,330.055mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.279mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-D9(687.33mil,354.12mil) on Top Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.957mil < 10mil) Between Pad U1-D9(687.33mil,354.12mil) on Top Layer And Via (707.78mil,328.26mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.957mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.104mil < 10mil) Between Pad U1-E10(726.7mil,393.49mil) on Top Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.104mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-E10(726.7mil,393.49mil) on Top Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.416mil < 10mil) Between Pad U1-E10(726.7mil,393.49mil) on Top Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.416mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.103mil < 10mil) Between Pad U1-E11(726.7mil,432.86mil) on Top Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.103mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.414mil < 10mil) Between Pad U1-E11(726.7mil,432.86mil) on Top Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.414mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.765mil < 10mil) Between Pad U1-E2(726.7mil,78.53mil) on Top Layer And Via (756.542mil,94.352mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.765mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-E3(726.7mil,117.9mil) on Top Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-E3(726.7mil,117.9mil) on Top Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-E4(726.7mil,157.27mil) on Top Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.626mil < 10mil) Between Pad U1-E4(726.7mil,157.27mil) on Top Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-E4(726.7mil,157.27mil) on Top Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-E4(726.7mil,157.27mil) on Top Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.946mil < 10mil) Between Pad U1-E5(726.7mil,196.64mil) on Top Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.112mil < 10mil) Between Pad U1-E5(726.7mil,196.64mil) on Top Layer And Via (709.837mil,219.147mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.911mil < 10mil) Between Pad U1-E5(726.7mil,196.64mil) on Top Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.911mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.744mil < 10mil) Between Pad U1-E6(726.7mil,236.01mil) on Top Layer And Via (707.074mil,255.636mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.864mil < 10mil) Between Pad U1-E6(726.7mil,236.01mil) on Top Layer And Via (746.444mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.345mil < 10mil) Between Pad U1-E8(726.7mil,314.75mil) on Top Layer And Via (750.9mil,334.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.345mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.633mil < 10mil) Between Pad U1-E8(726.7mil,314.75mil) on Top Layer And Via (754.372mil,293.905mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.633mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.742mil < 10mil) Between Pad U1-E9(726.7mil,354.12mil) on Top Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.742mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.03mil < 10mil) Between Pad U1-E9(726.7mil,354.12mil) on Top Layer And Via (707.78mil,328.26mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.031mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.312mil < 10mil) Between Pad U1-E9(726.7mil,354.12mil) on Top Layer And Via (746.446mil,378.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.312mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.023mil < 10mil) Between Pad U1-E9(726.7mil,354.12mil) on Top Layer And Via (750.9mil,334.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.252mil < 10mil) Between Pad U1-F10(766.07mil,393.49mil) on Top Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.25mil < 10mil) Between Pad U1-F11(766.07mil,432.86mil) on Top Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.25mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.461mil < 10mil) Between Pad U1-F11(766.07mil,432.86mil) on Top Layer And Via (784mil,408.22mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.462mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-F3(766.07mil,117.9mil) on Top Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.068mil < 10mil) Between Pad U1-F3(766.07mil,117.9mil) on Top Layer And Via (789.25mil,98.73mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.068mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-F4(766.07mil,157.27mil) on Top Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.744mil < 10mil) Between Pad U1-F4(766.07mil,157.27mil) on Top Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-F4(766.07mil,157.27mil) on Top Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-F5(766.07mil,196.64mil) on Top Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-F5(766.07mil,196.64mil) on Top Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.092mil < 10mil) Between Pad U1-F5(766.07mil,196.64mil) on Top Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.092mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.781mil < 10mil) Between Pad U1-F6(766.07mil,236.01mil) on Top Layer And Via (746.444mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.581mil < 10mil) Between Pad U1-F6(766.07mil,236.01mil) on Top Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.581mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.122mil < 10mil) Between Pad U1-F8(766.07mil,314.75mil) on Top Layer And Via (785.42mil,337.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.235mil < 10mil) Between Pad U1-F9(766.07mil,354.12mil) on Top Layer And Via (746.446mil,378.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.235mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.26mil < 10mil) Between Pad U1-F9(766.07mil,354.12mil) on Top Layer And Via (785.754mil,377.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-G10(805.44mil,393.49mil) on Top Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.65mil < 10mil) Between Pad U1-G11(805.44mil,432.86mil) on Top Layer And Via (784mil,408.22mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.65mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-G4(805.44mil,157.27mil) on Top Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-G4(805.44mil,157.27mil) on Top Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-G5(805.44mil,196.64mil) on Top Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.093mil < 10mil) Between Pad U1-G5(805.44mil,196.64mil) on Top Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.093mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-G5(805.44mil,196.64mil) on Top Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.867mil < 10mil) Between Pad U1-G5(805.44mil,196.64mil) on Top Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.867mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.582mil < 10mil) Between Pad U1-G6(805.44mil,236.01mil) on Top Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.864mil < 10mil) Between Pad U1-G6(805.44mil,236.01mil) on Top Layer And Via (825.184mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.317mil < 10mil) Between Pad U1-G6(805.44mil,236.01mil) on Top Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.317mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.556mil < 10mil) Between Pad U1-G8(805.44mil,314.75mil) on Top Layer And Via (785.42mil,337.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.556mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.261mil < 10mil) Between Pad U1-G9(805.44mil,354.12mil) on Top Layer And Via (785.754mil,377.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.261mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-G9(805.44mil,354.12mil) on Top Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-H10(844.81mil,393.49mil) on Top Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-H4(844.81mil,157.27mil) on Top Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-H5(844.81mil,196.64mil) on Top Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.338mil < 10mil) Between Pad U1-H5(844.81mil,196.64mil) on Top Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.338mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.781mil < 10mil) Between Pad U1-H6(844.81mil,236.01mil) on Top Layer And Via (825.184mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.867mil < 10mil) Between Pad U1-H6(844.81mil,236.01mil) on Top Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.867mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.368mil < 10mil) Between Pad U1-H6(844.81mil,236.01mil) on Top Layer And Via (865.31mil,255.636mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.368mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-H9(844.81mil,354.12mil) on Top Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.79mil < 10mil) Between Pad U1-J10(884.18mil,393.49mil) on Top Layer And Via (860.973mil,373.237mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.79mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Pad U1-J6(884.18mil,236.01mil) on Top Layer And Via (865.31mil,255.636mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.055mil < 10mil) Between Pad U1-J9(884.18mil,354.12mil) on Top Layer And Via (860.973mil,373.237mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.857mil < 10mil) Between Pad U1-K11(923.55mil,432.86mil) on Top Layer And Via (918.652mil,461.31mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.857mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.1mil < 10mil) Between Pad U1-K4(923.55mil,157.27mil) on Top Layer And Via (942.7mil,177.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.817mil < 10mil) Between Pad U1-K5(923.55mil,196.64mil) on Top Layer And Via (942.7mil,177.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.817mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.864mil < 10mil) Between Pad U1-K6(923.55mil,236.01mil) on Top Layer And Via (943.294mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-K8(923.55mil,314.75mil) on Top Layer And Via (943.296mil,334.374mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.073mil < 10mil) Between Pad U1-K9(923.55mil,354.12mil) on Top Layer And Via (943.295mil,376.818mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.073mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.913mil < 10mil) Between Pad U1-K9(923.55mil,354.12mil) on Top Layer And Via (943.296mil,334.374mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.8mil < 10mil) Between Pad U1-L10(962.92mil,393.49mil) on Top Layer And Via (982.602mil,373.84mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-L10(962.92mil,393.49mil) on Top Layer And Via (982.664mil,413.116mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.452mil < 10mil) Between Pad U1-L11(962.92mil,432.86mil) on Top Layer And Via (981.84mil,459.24mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.911mil < 10mil) Between Pad U1-L11(962.92mil,432.86mil) on Top Layer And Via (982.664mil,413.116mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.911mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.912mil < 10mil) Between Pad U1-L3(962.92mil,117.9mil) on Top Layer And Via (982.664mil,98.154mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.839mil < 10mil) Between Pad U1-L4(962.92mil,157.27mil) on Top Layer And Via (942.7mil,177.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.839mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-L4(962.92mil,157.27mil) on Top Layer And Via (982.606mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.591mil < 10mil) Between Pad U1-L5(962.92mil,196.64mil) on Top Layer And Via (942.7mil,177.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-L5(962.92mil,196.64mil) on Top Layer And Via (982.606mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.781mil < 10mil) Between Pad U1-L6(962.92mil,236.01mil) on Top Layer And Via (943.294mil,255.688mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.62mil < 10mil) Between Pad U1-L6(962.92mil,236.01mil) on Top Layer And Via (982.606mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.62mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.741mil < 10mil) Between Pad U1-L8(962.92mil,314.75mil) on Top Layer And Via (943.296mil,334.374mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.741mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-L8(962.92mil,314.75mil) on Top Layer And Via (982.606mil,334.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.994mil < 10mil) Between Pad U1-L9(962.92mil,354.12mil) on Top Layer And Via (943.295mil,376.818mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-L9(962.92mil,354.12mil) on Top Layer And Via (943.296mil,334.374mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.85mil < 10mil) Between Pad U1-L9(962.92mil,354.12mil) on Top Layer And Via (982.602mil,373.84mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-L9(962.92mil,354.12mil) on Top Layer And Via (982.606mil,334.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-M10(1002.29mil,393.49mil) on Top Layer And Via (1021.976mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.579mil < 10mil) Between Pad U1-M10(1002.29mil,393.49mil) on Top Layer And Via (1022.034mil,375.678mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.579mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.804mil < 10mil) Between Pad U1-M10(1002.29mil,393.49mil) on Top Layer And Via (982.602mil,373.84mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.804mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.744mil < 10mil) Between Pad U1-M10(1002.29mil,393.49mil) on Top Layer And Via (982.664mil,413.116mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-M11(1002.29mil,432.86mil) on Top Layer And Via (1021.976mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.367mil < 10mil) Between Pad U1-M11(1002.29mil,432.86mil) on Top Layer And Via (981.84mil,459.24mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-M11(1002.29mil,432.86mil) on Top Layer And Via (982.664mil,413.116mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.916mil < 10mil) Between Pad U1-M3(1002.29mil,117.9mil) on Top Layer And Via (1024.15mil,138.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.916mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-M3(1002.29mil,117.9mil) on Top Layer And Via (982.664mil,98.154mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.599mil < 10mil) Between Pad U1-M4(1002.29mil,157.27mil) on Top Layer And Via (1022.034mil,176.571mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.906mil < 10mil) Between Pad U1-M4(1002.29mil,157.27mil) on Top Layer And Via (1024.15mil,138.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-M4(1002.29mil,157.27mil) on Top Layer And Via (982.606mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.141mil < 10mil) Between Pad U1-M5(1002.29mil,196.64mil) on Top Layer And Via (1022.034mil,176.571mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-M5(1002.29mil,196.64mil) on Top Layer And Via (982.606mil,176.954mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.656mil < 10mil) Between Pad U1-M6(1002.29mil,236.01mil) on Top Layer And Via (1020.439mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.619mil < 10mil) Between Pad U1-M6(1002.29mil,236.01mil) on Top Layer And Via (982.606mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1-M8(1002.29mil,314.75mil) on Top Layer And Via (1023.511mil,293.528mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.316mil < 10mil) Between Pad U1-M8(1002.29mil,314.75mil) on Top Layer And Via (1024.72mil,330.36mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-M8(1002.29mil,314.75mil) on Top Layer And Via (982.606mil,334.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.222mil < 10mil) Between Pad U1-M9(1002.29mil,354.12mil) on Top Layer And Via (1022.034mil,375.678mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.222mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.663mil < 10mil) Between Pad U1-M9(1002.29mil,354.12mil) on Top Layer And Via (1024.72mil,330.36mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.854mil < 10mil) Between Pad U1-M9(1002.29mil,354.12mil) on Top Layer And Via (982.602mil,373.84mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-M9(1002.29mil,354.12mil) on Top Layer And Via (982.606mil,334.436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-N10(1041.66mil,393.49mil) on Top Layer And Via (1021.976mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.492mil < 10mil) Between Pad U1-N10(1041.66mil,393.49mil) on Top Layer And Via (1022.034mil,375.678mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U1-N10(1041.66mil,393.49mil) on Top Layer And Via (1061.346mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-N11(1041.66mil,432.86mil) on Top Layer And Via (1021.976mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-N11(1041.66mil,432.86mil) on Top Layer And Via (1061.346mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.938mil < 10mil) Between Pad U1-N13(1041.66mil,511.6mil) on Top Layer And Via (1024.77mil,490.6mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.903mil < 10mil) Between Pad U1-N3(1041.66mil,117.9mil) on Top Layer And Via (1024.15mil,138.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.903mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.656mil < 10mil) Between Pad U1-N3(1041.66mil,117.9mil) on Top Layer And Via (1061.429mil,142.64mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.515mil < 10mil) Between Pad U1-N4(1041.66mil,157.27mil) on Top Layer And Via (1022.034mil,176.571mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.515mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.506mil < 10mil) Between Pad U1-N5(1041.66mil,196.64mil) on Top Layer And Via (1020.439mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.506mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.059mil < 10mil) Between Pad U1-N5(1041.66mil,196.64mil) on Top Layer And Via (1022.034mil,176.571mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.628mil < 10mil) Between Pad U1-N6(1041.66mil,236.01mil) on Top Layer And Via (1020.439mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.62mil < 10mil) Between Pad U1-N6(1041.66mil,236.01mil) on Top Layer And Via (1061.346mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.62mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.869mil < 10mil) Between Pad U1-N6(1041.66mil,236.01mil) on Top Layer And Via (1062.64mil,255.858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.869mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.912mil < 10mil) Between Pad U1-N8(1041.66mil,314.75mil) on Top Layer And Via (1023.511mil,293.528mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.142mil < 10mil) Between Pad U1-N9(1041.66mil,354.12mil) on Top Layer And Via (1022.034mil,375.678mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.142mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.169mil < 10mil) Between Pad U1-N9(1041.66mil,354.12mil) on Top Layer And Via (1024.72mil,330.36mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.169mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U1-P10(1081.03mil,393.49mil) on Top Layer And Via (1061.346mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U1-P11(1081.03mil,432.86mil) on Top Layer And Via (1061.346mil,413.176mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.552mil < 10mil) Between Pad U1-P3(1081.03mil,117.9mil) on Top Layer And Via (1061.429mil,142.64mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.518mil < 10mil) Between Pad U1-P5(1081.03mil,196.64mil) on Top Layer And Via (1108.295mil,185.3mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.518mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.619mil < 10mil) Between Pad U1-P6(1081.03mil,236.01mil) on Top Layer And Via (1061.346mil,212.542mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.047mil < 10mil) Between Pad U1-P6(1081.03mil,236.01mil) on Top Layer And Via (1062.64mil,255.858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.521mil < 10mil) Between Pad U1-R4(1120.4mil,157.27mil) on Top Layer And Via (1108.295mil,185.3mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.026mil < 10mil) Between Pad U1-T11(1159.77mil,432.86mil) on Top Layer And Via (1178.52mil,452.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.026mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.323mil < 10mil) Between Pad U1-T12(1159.77mil,472.23mil) on Top Layer And Via (1178.52mil,452.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.045mil < 10mil) Between Pad U1-T12(1159.77mil,472.23mil) on Top Layer And Via (1179.21mil,492.46mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.269mil < 10mil) Between Pad U1-T13(1159.77mil,511.6mil) on Top Layer And Via (1179.21mil,492.46mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.114mil < 10mil) Between Pad U1-T2(1159.77mil,78.53mil) on Top Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.114mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.577mil < 10mil) Between Pad U1-T3(1159.77mil,117.9mil) on Top Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.577mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.529mil < 10mil) Between Pad U1-T3(1159.77mil,117.9mil) on Top Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.529mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.122mil < 10mil) Between Pad U1-T4(1159.77mil,157.27mil) on Top Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.355mil < 10mil) Between Pad U1-U11(1199.14mil,432.86mil) on Top Layer And Via (1178.52mil,452.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.638mil < 10mil) Between Pad U1-U12(1199.14mil,472.23mil) on Top Layer And Via (1178.52mil,452.34mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.387mil < 10mil) Between Pad U1-U12(1199.14mil,472.23mil) on Top Layer And Via (1179.21mil,492.46mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.62mil < 10mil) Between Pad U1-U13(1199.14mil,511.6mil) on Top Layer And Via (1179.21mil,492.46mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.621mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.134mil < 10mil) Between Pad U1-U2(1199.14mil,78.53mil) on Top Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.599mil < 10mil) Between Pad U1-U3(1199.14mil,117.9mil) on Top Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.55mil < 10mil) Between Pad U1-U3(1199.14mil,117.9mil) on Top Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.55mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.377mil < 10mil) Between Pad U1-U3(1199.14mil,117.9mil) on Top Layer And Via (1214.776mil,95.414mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.377mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.803mil < 10mil) Between Pad U1-U3(1199.14mil,117.9mil) on Top Layer And Via (1230.39mil,123.87mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.143mil < 10mil) Between Pad U1-U4(1199.14mil,157.27mil) on Top Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.143mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Pad U2-A1(569.278mil,511.54mil) on Bottom Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.5mil < 10mil) Between Pad U2-A10(569.278mil,157.21mil) on Bottom Layer And Via (545.572mil,136.448mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.103mil < 10mil) Between Pad U2-A10(569.278mil,157.21mil) on Bottom Layer And Via (589.858mil,131.267mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.103mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.233mil < 10mil) Between Pad U2-A11(569.278mil,117.84mil) on Bottom Layer And Via (543.58mil,100.068mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.233mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.125mil < 10mil) Between Pad U2-A11(569.278mil,117.84mil) on Bottom Layer And Via (545.572mil,136.448mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.557mil < 10mil) Between Pad U2-A12(569.278mil,78.47mil) on Bottom Layer And Via (543.58mil,100.068mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.557mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.395mil < 10mil) Between Pad U2-A12(569.278mil,78.47mil) on Bottom Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.395mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mil < 10mil) Between Pad U2-A13(569.278mil,39.1mil) on Bottom Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.081mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.229mil < 10mil) Between Pad U2-A2(569.278mil,472.17mil) on Bottom Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad U2-A3(569.278mil,432.8mil) on Bottom Layer And Via (540.924mil,447.264mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.428mil < 10mil) Between Pad U2-B1(608.648mil,511.54mil) on Bottom Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.381mil < 10mil) Between Pad U2-B1(608.648mil,511.54mil) on Bottom Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.381mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.021mil < 10mil) Between Pad U2-B10(608.648mil,157.21mil) on Bottom Layer And Via (589.858mil,131.267mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.582mil < 10mil) Between Pad U2-B12(608.648mil,78.47mil) on Bottom Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.369mil < 10mil) Between Pad U2-B13(608.648mil,39.1mil) on Bottom Layer And Via (587.38mil,57.892mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.369mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.521mil < 10mil) Between Pad U2-B2(608.648mil,472.17mil) on Bottom Layer And Via (588.76mil,491.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mil < 10mil) Between Pad U2-B2(608.648mil,472.17mil) on Bottom Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.013mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.724mil < 10mil) Between Pad U2-C1(648.018mil,511.54mil) on Bottom Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.572mil < 10mil) Between Pad U2-C1(648.018mil,511.54mil) on Bottom Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.656mil < 10mil) Between Pad U2-C10(648.018mil,157.21mil) on Bottom Layer And Via (671.037mil,180.39mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.398mil < 10mil) Between Pad U2-C2(648.018mil,472.17mil) on Bottom Layer And Via (625.95mil,491.61mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.398mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.339mil < 10mil) Between Pad U2-C2(648.018mil,472.17mil) on Bottom Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.762mil < 10mil) Between Pad U2-C4(648.018mil,393.43mil) on Bottom Layer And Via (667.644mil,368.442mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.762mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.319mil < 10mil) Between Pad U2-D1(687.39mil,511.54mil) on Bottom Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U2-D11(687.39mil,117.84mil) on Bottom Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.093mil < 10mil) Between Pad U2-D2(687.39mil,472.17mil) on Bottom Layer And Via (667.88mil,492.4mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.093mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.523mil < 10mil) Between Pad U2-D3(687.388mil,432.8mil) on Bottom Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.523mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.837mil < 10mil) Between Pad U2-D4(687.39mil,393.43mil) on Bottom Layer And Via (667.644mil,368.442mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.612mil < 10mil) Between Pad U2-D4(687.39mil,393.43mil) on Bottom Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.612mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U2-D4(687.39mil,393.43mil) on Bottom Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.488mil < 10mil) Between Pad U2-D6(687.39mil,314.69mil) on Bottom Layer And Via (665.8mil,330.055mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.944mil < 10mil) Between Pad U2-D9(687.39mil,196.58mil) on Bottom Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.944mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.818mil < 10mil) Between Pad U2-D9(687.39mil,196.58mil) on Bottom Layer And Via (709.837mil,219.147mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.818mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.912mil < 10mil) Between Pad U2-E11(726.76mil,117.84mil) on Bottom Layer And Via (707.014mil,137.584mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U2-E11(726.76mil,117.84mil) on Bottom Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.189mil < 10mil) Between Pad U2-E4(726.76mil,393.43mil) on Bottom Layer And Via (705.248mil,413.176mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U2-E4(726.76mil,393.43mil) on Bottom Layer And Via (707.076mil,373.746mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.414mil < 10mil) Between Pad U2-E4(726.76mil,393.43mil) on Bottom Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.414mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.337mil < 10mil) Between Pad U2-E6(726.76mil,314.69mil) on Bottom Layer And Via (750.9mil,334.69mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.549mil < 10mil) Between Pad U2-E6(726.76mil,314.69mil) on Bottom Layer And Via (754.372mil,293.905mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.549mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.946mil < 10mil) Between Pad U2-E9(726.76mil,196.58mil) on Bottom Layer And Via (707.074mil,176.729mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.196mil < 10mil) Between Pad U2-E9(726.76mil,196.58mil) on Bottom Layer And Via (709.837mil,219.147mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.196mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.826mil < 10mil) Between Pad U2-E9(726.76mil,196.58mil) on Bottom Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.826mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.912mil < 10mil) Between Pad U2-F11(766.13mil,117.84mil) on Bottom Layer And Via (746.384mil,137.584mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.912mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.984mil < 10mil) Between Pad U2-F11(766.13mil,117.84mil) on Bottom Layer And Via (789.25mil,98.73mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.337mil < 10mil) Between Pad U2-F4(766.13mil,393.43mil) on Bottom Layer And Via (747.208mil,413.176mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.13mil < 10mil) Between Pad U2-F6(766.13mil,314.69mil) on Bottom Layer And Via (785.42mil,337.85mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.13mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U2-F9(766.13mil,196.58mil) on Bottom Layer And Via (746.444mil,176.896mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.742mil < 10mil) Between Pad U2-F9(766.13mil,196.58mil) on Bottom Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.742mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.09mil < 10mil) Between Pad U2-F9(766.13mil,196.58mil) on Bottom Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.09mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mil < 10mil) Between Pad U2-G4(805.5mil,393.43mil) on Bottom Layer And Via (784mil,408.22mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.084mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.741mil < 10mil) Between Pad U2-G4(805.5mil,393.43mil) on Bottom Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.741mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.641mil < 10mil) Between Pad U2-G6(805.5mil,314.69mil) on Bottom Layer And Via (785.42mil,337.85mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.641mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U2-G9(805.5mil,196.58mil) on Bottom Layer And Via (785.754mil,176.954mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.178mil < 10mil) Between Pad U2-G9(805.5mil,196.58mil) on Bottom Layer And Via (785.754mil,215.272mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.742mil < 10mil) Between Pad U2-G9(805.5mil,196.58mil) on Bottom Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.742mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad U2-G9(805.5mil,196.58mil) on Bottom Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U2-H4(844.87mil,393.43mil) on Bottom Layer And Via (825.124mil,373.806mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.829mil < 10mil) Between Pad U2-H9(844.87mil,196.58mil) on Bottom Layer And Via (825.124mil,176.954mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.422mil < 10mil) Between Pad U2-H9(844.87mil,196.58mil) on Bottom Layer And Via (826.178mil,215.272mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.796mil < 10mil) Between Pad U2-J4(884.24mil,393.43mil) on Bottom Layer And Via (860.973mil,373.237mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.796mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.827mil < 10mil) Between Pad U2-K6(923.61mil,314.69mil) on Bottom Layer And Via (943.296mil,334.374mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.492mil < 10mil) Between Pad U2-T11(1159.83mil,117.84mil) on Bottom Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.531mil < 10mil) Between Pad U2-T11(1159.83mil,117.84mil) on Bottom Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.531mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.603mil < 10mil) Between Pad U2-U11(1199.2mil,117.84mil) on Bottom Layer And Via (1179.44mil,100.01mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.604mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.635mil < 10mil) Between Pad U2-U11(1199.2mil,117.84mil) on Bottom Layer And Via (1179.44mil,138.58mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.635mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.293mil < 10mil) Between Pad U2-U11(1199.2mil,117.84mil) on Bottom Layer And Via (1214.776mil,95.414mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.293mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.756mil < 10mil) Between Pad U2-U11(1199.2mil,117.84mil) on Bottom Layer And Via (1230.39mil,123.87mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Pad U4-2(325.73mil,153mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-2(325.73mil,153mil) on Top Layer And Pad U4-3(325.73mil,127.41mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-2(325.73mil,153mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-3(325.73mil,127.41mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-4(404.47mil,127.41mil) on Top Layer And Pad U4-5(404.47mil,153mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-4(404.47mil,127.41mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-5(404.47mil,153mil) on Top Layer And Pad U4-6(404.47mil,178.59mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-5(404.47mil,153mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-6(404.47mil,178.59mil) on Top Layer And Pad U4-7(365.1mil,153mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.793mil < 10mil) Between Pad U5-2(334.898mil,427.9mil) on Top Layer And Via (334.994mil,468.236mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.82mil < 10mil) Between Pad U5-2(334.898mil,427.9mil) on Top Layer And Via (362.13mil,467.812mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.82mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-1(220.354mil,156.438mil) on Top Layer And Pad USB1-8(220.354mil,195.808mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-1(220.354mil,156.438mil) on Top Layer And Pad USB1-9(220.354mil,117.068mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-2(220.354mil,235.178mil) on Top Layer And Pad USB1-7(220.354mil,274.548mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-2(220.354mil,235.178mil) on Top Layer And Pad USB1-8(220.354mil,195.808mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-3(220.354mil,313.918mil) on Top Layer And Pad USB1-6(220.354mil,353.288mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-3(220.354mil,313.918mil) on Top Layer And Pad USB1-7(220.354mil,274.548mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.155mil < 10mil) Between Pad USB1-3(220.354mil,313.918mil) on Top Layer And Via (236.71mil,275.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.155mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-4(220.354mil,392.658mil) on Top Layer And Pad USB1-5(220.354mil,432.028mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad USB1-4(220.354mil,392.658mil) on Top Layer And Pad USB1-6(220.354mil,353.288mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.9mil < 10mil) Between Pad USB1-5(220.354mil,432.028mil) on Top Layer And Via (166.1mil,424.6mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.051mil < 10mil) Between Pad USB1-5(220.354mil,432.028mil) on Top Layer And Via (224.758mil,464.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.051mil]
Rule Violations :318

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (310.966mil,204.181mil) on Top Overlay And Pad U4-1(325.73mil,178.59mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Arc (435.292mil,442.9mil) on Top Overlay And Pad U5-1(409.702mil,427.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (413.116mil,60.394mil)(449.3mil,60.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (413.116mil,9.212mil)(413.116mil,60.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.472mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (413.116mil,9.212mil)(449.3mil,9.212mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (461.3mil,34.8mil)(464.3mil,34.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (464.3mil,25.8mil)(464.3mil,43.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C10-1(438.706mil,34.804mil) on Bottom Layer And Track (464.3mil,34.8mil)(467.3mil,34.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (42.5mil,105.8mil)(42.5mil,117.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (52.5mil,129.514mil)(75.962mil,129.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (52.5mil,94.086mil)(75.962mil,94.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (68.9mil,94.286mil)(68.9mil,129.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (75.956mil,94.08mil)(75.962mil,94.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C1-1(60.216mil,111.8mil) on Bottom Layer And Track (75.962mil,94.086mil)(75.962mil,129.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.205mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (10.9mil,253.2mil)(113.9mil,253.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (43.6mil,262.2mil)(43.6mil,274.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (53.6mil,250.486mil)(77.062mil,250.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (53.6mil,285.914mil)(77.062mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.443mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (53.7mil,283.486mil)(77.162mil,283.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (77.056mil,250.48mil)(77.062mil,250.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (77.062mil,250.486mil)(77.062mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.653mil < 10mil) Between Pad C2-1(61.316mil,268.2mil) on Bottom Layer And Track (77.162mil,283.486mil)(77.162mil,318.92mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.653mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.869mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.138mil,250.486mil)(33.6mil,250.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.138mil,250.48mil)(10.138mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.138mil,285.914mil)(33.6mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.493mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.238mil,283.486mil)(10.238mil,318.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.447mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.238mil,283.486mil)(33.7mil,283.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.83mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.9mil,125.2mil)(10.9mil,253.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.201mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (10.9mil,253.2mil)(113.9mil,253.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.84mil < 10mil) Between Pad C2-2(25.886mil,268.196mil) on Bottom Layer And Track (43.6mil,262.2mil)(43.6mil,274.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Text "R10" (91.512mil,390.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (39.806mil,394.37mil)(39.806mil,417.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (39.806mil,417.832mil)(75.234mil,417.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (44.474mil,394.18mil)(44.474mil,417.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (44.474mil,417.642mil)(44.48mil,417.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (51.52mil,384.37mil)(63.52mil,384.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.856mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (73.12mil,417.96mil)(73.12mil,453.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (75.234mil,394.37mil)(75.234mil,417.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (75.234mil,417.832mil)(75.24mil,417.826mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (8.158mil,417.96mil)(73.12mil,417.96mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.323mil < 10mil) Between Pad C4-1(57.52mil,402.086mil) on Bottom Layer And Track (9.046mil,417.642mil)(44.474mil,417.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.426mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Text "R10" (91.512mil,390.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (20.76mil,384.18mil)(32.76mil,384.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (39.806mil,394.37mil)(39.806mil,417.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.675mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (39.806mil,417.832mil)(75.234mil,417.832mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (44.474mil,394.18mil)(44.474mil,417.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (44.474mil,417.642mil)(44.48mil,417.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.19mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (8.158mil,417.96mil)(73.12mil,417.96mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.992mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (8.158mil,417.96mil)(8.158mil,453.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (9.046mil,394.18mil)(9.046mil,417.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C5-1(26.76mil,401.896mil) on Bottom Layer And Track (9.046mil,417.642mil)(44.474mil,417.642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.84mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (20.76mil,384.18mil)(32.76mil,384.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (39.806mil,350.908mil)(39.806mil,374.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (39.806mil,350.908mil)(75.24mil,350.908mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.867mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (44.474mil,350.718mil)(44.474mil,374.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (9.046mil,350.718mil)(44.48mil,350.718mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.877mil < 10mil) Between Pad C5-2(26.764mil,366.466mil) on Bottom Layer And Track (9.046mil,350.718mil)(9.046mil,374.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.472mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (258.112mil,355.616mil)(258.112mil,391.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (258.112mil,355.616mil)(309.294mil,355.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (274.7mil,406.8mil)(292.7mil,406.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (283.7mil,403.8mil)(283.7mil,406.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (283.7mil,406.8mil)(283.7mil,409.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C6-1(283.704mil,381.206mil) on Top Layer And Track (309.294mil,355.616mil)(309.294mil,391.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (258.112mil,421.8mil)(258.112mil,457.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (258.112mil,457.978mil)(309.294mil,457.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.172mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (274.7mil,406.8mil)(292.7mil,406.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.588mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (283.7mil,403.8mil)(283.7mil,406.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.588mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (283.7mil,406.8mil)(283.7mil,409.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C6-2(283.704mil,432.388mil) on Top Layer And Track (309.294mil,421.8mil)(309.294mil,457.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.653mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.138mil,250.48mil)(10.138mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.653mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.45mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.138mil,285.914mil)(33.6mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.238mil,283.486mil)(10.238mil,318.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.873mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.238mil,283.486mil)(33.7mil,283.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.131mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.238mil,318.914mil)(10.246mil,318.92mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (10.238mil,318.914mil)(33.7mil,318.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.842mil < 10mil) Between Pad C7-1(25.984mil,301.2mil) on Bottom Layer And Track (43.7mil,295.2mil)(43.7mil,307.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (434.784mil,147.234mil)(499.744mil,147.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (466.284mil,124.8mil)(466.284mil,136.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (476.284mil,113.086mil)(499.744mil,113.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.872mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (476.284mil,148.514mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.131mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (499.738mil,148.52mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (499.744mil,113.086mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.266mil < 10mil) Between Pad C8-1(484mil,130.8mil) on Top Layer And Track (499.744mil,147.234mil)(499.744mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (432.822mil,113.086mil)(432.822mil,148.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.877mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (432.822mil,113.086mil)(456.284mil,113.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.867mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (432.822mil,148.514mil)(456.284mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.851mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (434.784mil,147.234mil)(434.784mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.587mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (434.784mil,147.234mil)(499.744mil,147.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.84mil < 10mil) Between Pad C8-2(448.57mil,130.804mil) on Top Layer And Track (466.284mil,124.8mil)(466.284mil,136.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (259.306mil,234.2mil)(259.306mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (259.306mil,270.384mil)(310.488mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.173mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (275.9mil,219.2mil)(293.9mil,219.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (284.9mil,216.2mil)(284.9mil,219.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (284.9mil,219.2mil)(284.9mil,222.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C9-1(284.896mil,244.794mil) on Top Layer And Track (310.488mil,234.2mil)(310.488mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad D1-A(1267.44mil,245.504mil) on Top Layer And Track (1236.338mil,215.386mil)(1236.338mil,260.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(1267.44mil,245.504mil) on Top Layer And Track (1236.338mil,215.386mil)(1298.542mil,215.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad D1-A(1267.44mil,245.504mil) on Top Layer And Track (1238.51mil,550.97mil)(1238.512mil,-0.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(1267.44mil,245.504mil) on Top Layer And Track (1298.542mil,215.386mil)(1298.542mil,260.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1236.338mil,291.568mil)(1236.338mil,327.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1236.338mil,327.002mil)(1243.936mil,334.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1238.51mil,550.97mil)(1238.512mil,-0.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1243.936mil,334.876mil)(1290.944mil,334.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1290.944mil,334.876mil)(1298.542mil,327.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(1267.44mil,306.134mil) on Top Layer And Track (1298.542mil,291.568mil)(1298.542mil,327.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (432.822mil,113.086mil)(432.822mil,148.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (432.822mil,148.514mil)(456.284mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (434.784mil,147.234mil)(434.784mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (434.784mil,147.234mil)(499.744mil,147.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.266mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (434.784mil,181.38mil)(434.784mil,216.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.587mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (434.784mil,181.38mil)(499.744mil,181.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-1(450.532mil,164.95mil) on Top Layer And Track (434.784mil,182.666mil)(499.744mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (434.784mil,147.234mil)(499.744mil,147.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.587mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (434.784mil,181.38mil)(499.744mil,181.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (434.784mil,182.666mil)(499.744mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.594mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (476.284mil,148.514mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.262mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (499.738mil,148.52mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.27mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (499.744mil,113.086mil)(499.744mil,148.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (499.744mil,147.234mil)(499.744mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.266mil < 10mil) Between Pad R2-2(483.996mil,164.95mil) on Top Layer And Track (499.744mil,181.38mil)(499.744mil,216.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.266mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Track (434.784mil,147.234mil)(434.784mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Track (434.784mil,181.38mil)(434.784mil,216.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Track (434.784mil,181.38mil)(499.744mil,181.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.587mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Track (434.784mil,182.666mil)(499.744mil,182.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad R3-1(450.532mil,199.096mil) on Top Layer And Track (434.784mil,216.814mil)(499.744mil,216.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R4-2(1272.896mil,340.792mil) on Bottom Layer And Track (1255.18mil,291.58mil)(1255.18mil,356.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R4-2(1272.896mil,340.792mil) on Bottom Layer And Track (1255.18mil,356.54mil)(1290.614mil,356.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad R4-2(1272.896mil,340.792mil) on Bottom Layer And Track (1290.614mil,291.58mil)(1290.614mil,356.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R7-1(1272.896mil,232.472mil) on Bottom Layer And Track (1255.18mil,183.26mil)(1255.18mil,248.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R7-1(1272.896mil,232.472mil) on Bottom Layer And Track (1255.18mil,248.22mil)(1290.614mil,248.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad R7-1(1272.896mil,232.472mil) on Bottom Layer And Track (1290.614mil,183.26mil)(1290.614mil,248.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R8-2(1273.496mil,91.086mil) on Top Layer And Track (1255.78mil,75.338mil)(1255.78mil,140.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R8-2(1273.496mil,91.086mil) on Top Layer And Track (1255.78mil,75.338mil)(1291.214mil,75.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad R8-2(1273.496mil,91.086mil) on Top Layer And Track (1291.214mil,75.338mil)(1291.214mil,140.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.875mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Track (1254.586mil,399.7mil)(1254.586mil,464.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Track (1254.586mil,399.7mil)(1290.02mil,399.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad R9-1(1272.304mil,415.448mil) on Top Layer And Track (1290.02mil,399.7mil)(1290.02mil,464.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.54mil < 10mil) Between Pad U1-A13(569.22mil,511.6mil) on Top Layer And Text "U1" (534.271mil,526.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.526mil < 10mil) Between Pad U3-1(484.6mil,391.3mil) on Bottom Layer And Text "U3" (475.961mil,399.603mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.526mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.51mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Text "U4" (347.139mil,191.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.687mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Track (259.306mil,168.022mil)(310.488mil,168.022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.227mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Track (266.786mil,169.762mil)(302.214mil,169.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.227mil < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Track (302.214mil,146.3mil)(302.214mil,169.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(325.73mil,178.59mil) on Top Layer And Track (310.488mil,168.022mil)(310.488mil,204.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.129mil < 10mil) Between Pad U4-2(325.73mil,153mil) on Top Layer And Track (259.306mil,168.022mil)(310.488mil,168.022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.752mil < 10mil) Between Pad U4-2(325.73mil,153mil) on Top Layer And Track (302.214mil,146.3mil)(302.214mil,169.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.129mil < 10mil) Between Pad U4-2(325.73mil,153mil) on Top Layer And Track (310.488mil,168.022mil)(310.488mil,204.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.217mil < 10mil) Between Pad U4-3(325.73mil,127.41mil) on Top Layer And Track (302.214mil,102.838mil)(302.214mil,126.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(404.47mil,127.41mil) on Top Layer And Text "L1" (390.3mil,130.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-5(404.47mil,153mil) on Top Layer And Text "L1" (390.3mil,130.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Text "C1" (54.329mil,65.903mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Text "R1" (113.629mil,65.903mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.263mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (133.862mil,94.286mil)(133.862mil,129.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.323mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (-5.678mil,47.59mil)(202.354mil,47.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.063mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (52.5mil,94.086mil)(75.962mil,94.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.263mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (68.9mil,94.286mil)(133.862mil,94.286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.263mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (68.9mil,94.286mil)(68.9mil,129.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.057mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (75.956mil,94.08mil)(75.962mil,94.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.063mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (75.962mil,94.086mil)(75.962mil,129.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.063mil < 10mil) Between Pad USB1-11(110.354mil,50.59mil) on Multi-Layer And Track (9.038mil,94.086mil)(32.5mil,94.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-2(220.354mil,235.178mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.456mil < 10mil) Between Pad USB1-2(220.354mil,235.178mil) on Top Layer And Track (259.306mil,234.2mil)(259.306mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-3(220.354mil,313.918mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-4(220.354mil,392.658mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.262mil < 10mil) Between Pad USB1-4(220.354mil,392.658mil) on Top Layer And Track (258.112mil,355.616mil)(258.112mil,391.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(220.354mil,432.028mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.262mil < 10mil) Between Pad USB1-5(220.354mil,432.028mil) on Top Layer And Track (258.112mil,421.8mil)(258.112mil,457.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-6(220.354mil,353.288mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.262mil < 10mil) Between Pad USB1-6(220.354mil,353.288mil) on Top Layer And Track (258.112mil,355.616mil)(258.112mil,391.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.262mil < 10mil) Between Pad USB1-6(220.354mil,353.288mil) on Top Layer And Track (258.112mil,355.616mil)(309.294mil,355.616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-7(220.354mil,274.548mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.456mil < 10mil) Between Pad USB1-7(220.354mil,274.548mil) on Top Layer And Track (259.306mil,234.2mil)(259.306mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.456mil < 10mil) Between Pad USB1-7(220.354mil,274.548mil) on Top Layer And Track (259.306mil,270.384mil)(310.488mil,270.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-8(220.354mil,195.808mil) on Top Layer And Track (202.354mil,47.59mil)(202.354mil,488.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.456mil < 10mil) Between Pad USB1-8(220.354mil,195.808mil) on Top Layer And Track (259.306mil,168.022mil)(259.306mil,204.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.277mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Text "Y1" (75.393mil,178.636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.277mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.2mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Track (10.138mil,250.486mil)(33.6mil,250.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.581mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Track (10.138mil,250.48mil)(10.138mil,285.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.581mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.772mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Track (10.9mil,125.2mil)(10.9mil,253.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.961mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Track (10.9mil,253.2mil)(113.9mil,253.2mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.2mil < 10mil) Between Pad Y1-4(37.31mil,222.664mil) on Bottom Layer And Track (53.6mil,250.486mil)(77.062mil,250.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.2mil]
Rule Violations :182

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02