#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024b4560eeb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024b4564d280_0 .net "PC", 31 0, v0000024b45646aa0_0;  1 drivers
v0000024b4564bf20_0 .var "clk", 0 0;
v0000024b4564cc40_0 .net "clkout", 0 0, L_0000024b4564e570;  1 drivers
v0000024b4564d3c0_0 .net "cycles_consumed", 31 0, v0000024b4564a130_0;  1 drivers
v0000024b4564c420_0 .var "rst", 0 0;
S_0000024b4560f1d0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024b4560eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024b45625d80 .param/l "RType" 0 4 2, C4<000000>;
P_0000024b45625db8 .param/l "add" 0 4 5, C4<100000>;
P_0000024b45625df0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024b45625e28 .param/l "addu" 0 4 5, C4<100001>;
P_0000024b45625e60 .param/l "and_" 0 4 5, C4<100100>;
P_0000024b45625e98 .param/l "andi" 0 4 8, C4<001100>;
P_0000024b45625ed0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024b45625f08 .param/l "bne" 0 4 10, C4<000101>;
P_0000024b45625f40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000024b45625f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024b45625fb0 .param/l "j" 0 4 12, C4<000010>;
P_0000024b45625fe8 .param/l "jal" 0 4 12, C4<000011>;
P_0000024b45626020 .param/l "jr" 0 4 6, C4<001000>;
P_0000024b45626058 .param/l "lw" 0 4 8, C4<100011>;
P_0000024b45626090 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024b456260c8 .param/l "or_" 0 4 5, C4<100101>;
P_0000024b45626100 .param/l "ori" 0 4 8, C4<001101>;
P_0000024b45626138 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024b45626170 .param/l "sll" 0 4 6, C4<000000>;
P_0000024b456261a8 .param/l "slt" 0 4 5, C4<101010>;
P_0000024b456261e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000024b45626218 .param/l "srl" 0 4 6, C4<000010>;
P_0000024b45626250 .param/l "sub" 0 4 5, C4<100010>;
P_0000024b45626288 .param/l "subu" 0 4 5, C4<100011>;
P_0000024b456262c0 .param/l "sw" 0 4 8, C4<101011>;
P_0000024b456262f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024b45626330 .param/l "xori" 0 4 8, C4<001110>;
L_0000024b455f47b0 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564df50 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564dee0 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e500 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e960 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564dfc0 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e260 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e2d0 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e570 .functor OR 1, v0000024b4564bf20_0, v0000024b45612a10_0, C4<0>, C4<0>;
L_0000024b4564eb90 .functor OR 1, L_0000024b4564c060, L_0000024b4564cb00, C4<0>, C4<0>;
L_0000024b4564e110 .functor AND 1, L_0000024b4564c880, L_0000024b4564ce20, C4<1>, C4<1>;
L_0000024b4564e0a0 .functor NOT 1, v0000024b4564c420_0, C4<0>, C4<0>, C4<0>;
L_0000024b4564e8f0 .functor OR 1, L_0000024b45737110, L_0000024b45737cf0, C4<0>, C4<0>;
L_0000024b4564e5e0 .functor OR 1, L_0000024b4564e8f0, L_0000024b45738650, C4<0>, C4<0>;
L_0000024b4564e3b0 .functor OR 1, L_0000024b457386f0, L_0000024b45738830, C4<0>, C4<0>;
L_0000024b4564e420 .functor AND 1, L_0000024b45737f70, L_0000024b4564e3b0, C4<1>, C4<1>;
L_0000024b4564e490 .functor OR 1, L_0000024b457372f0, L_0000024b45738010, C4<0>, C4<0>;
L_0000024b4564e650 .functor AND 1, L_0000024b45737bb0, L_0000024b4564e490, C4<1>, C4<1>;
L_0000024b4564e880 .functor NOT 1, L_0000024b4564e570, C4<0>, C4<0>, C4<0>;
v0000024b45648120_0 .net "ALUOp", 3 0, v0000024b456132d0_0;  1 drivers
v0000024b45647900_0 .net "ALUResult", 31 0, v0000024b45645990_0;  1 drivers
v0000024b45647e00_0 .net "ALUSrc", 0 0, v0000024b456135f0_0;  1 drivers
v0000024b45646d20_0 .net "ALUin2", 31 0, L_0000024b45737390;  1 drivers
v0000024b45647cc0_0 .net "MemReadEn", 0 0, v0000024b45613410_0;  1 drivers
v0000024b456468c0_0 .net "MemWriteEn", 0 0, v0000024b45611d90_0;  1 drivers
v0000024b45647040_0 .net "MemtoReg", 0 0, v0000024b45611ed0_0;  1 drivers
v0000024b45646fa0_0 .net "PC", 31 0, v0000024b45646aa0_0;  alias, 1 drivers
v0000024b456481c0_0 .net "PCPlus1", 31 0, L_0000024b4564d820;  1 drivers
v0000024b45646b40_0 .net "PCsrc", 1 0, v0000024b45644810_0;  1 drivers
v0000024b456475e0_0 .net "RegDst", 0 0, v0000024b45612c90_0;  1 drivers
v0000024b45647680_0 .net "RegWriteEn", 0 0, v0000024b45613370_0;  1 drivers
v0000024b45646e60_0 .net "WriteRegister", 4 0, L_0000024b45738ab0;  1 drivers
v0000024b456470e0_0 .net *"_ivl_0", 0 0, L_0000024b455f47b0;  1 drivers
L_0000024b456dac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024b45647180_0 .net/2u *"_ivl_10", 4 0, L_0000024b456dac80;  1 drivers
L_0000024b456db070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456474a0_0 .net *"_ivl_101", 15 0, L_0000024b456db070;  1 drivers
v0000024b45647220_0 .net *"_ivl_102", 31 0, L_0000024b4564d8c0;  1 drivers
L_0000024b456db0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456472c0_0 .net *"_ivl_105", 25 0, L_0000024b456db0b8;  1 drivers
L_0000024b456db100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45647360_0 .net/2u *"_ivl_106", 31 0, L_0000024b456db100;  1 drivers
v0000024b45647400_0 .net *"_ivl_108", 0 0, L_0000024b4564c880;  1 drivers
L_0000024b456db148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024b45648260_0 .net/2u *"_ivl_110", 5 0, L_0000024b456db148;  1 drivers
v0000024b45647860_0 .net *"_ivl_112", 0 0, L_0000024b4564ce20;  1 drivers
v0000024b45646460_0 .net *"_ivl_115", 0 0, L_0000024b4564e110;  1 drivers
v0000024b45647720_0 .net *"_ivl_116", 47 0, L_0000024b4564c6a0;  1 drivers
L_0000024b456db190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45648300_0 .net *"_ivl_119", 15 0, L_0000024b456db190;  1 drivers
L_0000024b456dacc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024b45646960_0 .net/2u *"_ivl_12", 5 0, L_0000024b456dacc8;  1 drivers
v0000024b45647fe0_0 .net *"_ivl_120", 47 0, L_0000024b4564c100;  1 drivers
L_0000024b456db1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456477c0_0 .net *"_ivl_123", 15 0, L_0000024b456db1d8;  1 drivers
v0000024b45646500_0 .net *"_ivl_125", 0 0, L_0000024b4564c7e0;  1 drivers
v0000024b45647b80_0 .net *"_ivl_126", 31 0, L_0000024b4564cec0;  1 drivers
v0000024b45646640_0 .net *"_ivl_128", 47 0, L_0000024b4564c740;  1 drivers
v0000024b456465a0_0 .net *"_ivl_130", 47 0, L_0000024b4564da00;  1 drivers
v0000024b456479a0_0 .net *"_ivl_132", 47 0, L_0000024b4564d000;  1 drivers
v0000024b45647a40_0 .net *"_ivl_134", 47 0, L_0000024b4564c1a0;  1 drivers
L_0000024b456db220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b45647ae0_0 .net/2u *"_ivl_138", 1 0, L_0000024b456db220;  1 drivers
v0000024b45646dc0_0 .net *"_ivl_14", 0 0, L_0000024b4564c380;  1 drivers
v0000024b45647c20_0 .net *"_ivl_140", 0 0, L_0000024b4564d0a0;  1 drivers
L_0000024b456db268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024b45647ea0_0 .net/2u *"_ivl_142", 1 0, L_0000024b456db268;  1 drivers
v0000024b45648080_0 .net *"_ivl_144", 0 0, L_0000024b4564d140;  1 drivers
L_0000024b456db2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024b45647f40_0 .net/2u *"_ivl_146", 1 0, L_0000024b456db2b0;  1 drivers
v0000024b456466e0_0 .net *"_ivl_148", 0 0, L_0000024b45736fd0;  1 drivers
L_0000024b456db2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024b45646780_0 .net/2u *"_ivl_150", 31 0, L_0000024b456db2f8;  1 drivers
L_0000024b456db340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024b45646820_0 .net/2u *"_ivl_152", 31 0, L_0000024b456db340;  1 drivers
v0000024b45646a00_0 .net *"_ivl_154", 31 0, L_0000024b45736df0;  1 drivers
v0000024b45646be0_0 .net *"_ivl_156", 31 0, L_0000024b45737430;  1 drivers
L_0000024b456dad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024b456d92b0_0 .net/2u *"_ivl_16", 4 0, L_0000024b456dad10;  1 drivers
v0000024b456da430_0 .net *"_ivl_160", 0 0, L_0000024b4564e0a0;  1 drivers
L_0000024b456db3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456d8d10_0 .net/2u *"_ivl_162", 31 0, L_0000024b456db3d0;  1 drivers
L_0000024b456db4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024b456d9170_0 .net/2u *"_ivl_166", 5 0, L_0000024b456db4a8;  1 drivers
v0000024b456d9530_0 .net *"_ivl_168", 0 0, L_0000024b45737110;  1 drivers
L_0000024b456db4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024b456da070_0 .net/2u *"_ivl_170", 5 0, L_0000024b456db4f0;  1 drivers
v0000024b456d9210_0 .net *"_ivl_172", 0 0, L_0000024b45737cf0;  1 drivers
v0000024b456da570_0 .net *"_ivl_175", 0 0, L_0000024b4564e8f0;  1 drivers
L_0000024b456db538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024b456da2f0_0 .net/2u *"_ivl_176", 5 0, L_0000024b456db538;  1 drivers
v0000024b456da9d0_0 .net *"_ivl_178", 0 0, L_0000024b45738650;  1 drivers
v0000024b456da930_0 .net *"_ivl_181", 0 0, L_0000024b4564e5e0;  1 drivers
L_0000024b456db580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456daa70_0 .net/2u *"_ivl_182", 15 0, L_0000024b456db580;  1 drivers
v0000024b456d9b70_0 .net *"_ivl_184", 31 0, L_0000024b45737d90;  1 drivers
v0000024b456da390_0 .net *"_ivl_187", 0 0, L_0000024b45737e30;  1 drivers
v0000024b456d9710_0 .net *"_ivl_188", 15 0, L_0000024b457371b0;  1 drivers
v0000024b456da610_0 .net *"_ivl_19", 4 0, L_0000024b4564bde0;  1 drivers
v0000024b456da110_0 .net *"_ivl_190", 31 0, L_0000024b45738790;  1 drivers
v0000024b456d8db0_0 .net *"_ivl_194", 31 0, L_0000024b45736d50;  1 drivers
L_0000024b456db5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456d97b0_0 .net *"_ivl_197", 25 0, L_0000024b456db5c8;  1 drivers
L_0000024b456db610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456d95d0_0 .net/2u *"_ivl_198", 31 0, L_0000024b456db610;  1 drivers
L_0000024b456dac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024b456da6b0_0 .net/2u *"_ivl_2", 5 0, L_0000024b456dac38;  1 drivers
v0000024b456d93f0_0 .net *"_ivl_20", 4 0, L_0000024b4564bfc0;  1 drivers
v0000024b456d98f0_0 .net *"_ivl_200", 0 0, L_0000024b45737f70;  1 drivers
L_0000024b456db658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024b456da4d0_0 .net/2u *"_ivl_202", 5 0, L_0000024b456db658;  1 drivers
v0000024b456da750_0 .net *"_ivl_204", 0 0, L_0000024b457386f0;  1 drivers
L_0000024b456db6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024b456d9490_0 .net/2u *"_ivl_206", 5 0, L_0000024b456db6a0;  1 drivers
v0000024b456d9350_0 .net *"_ivl_208", 0 0, L_0000024b45738830;  1 drivers
v0000024b456d9670_0 .net *"_ivl_211", 0 0, L_0000024b4564e3b0;  1 drivers
v0000024b456da250_0 .net *"_ivl_213", 0 0, L_0000024b4564e420;  1 drivers
L_0000024b456db6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024b456d8e50_0 .net/2u *"_ivl_214", 5 0, L_0000024b456db6e8;  1 drivers
v0000024b456d9cb0_0 .net *"_ivl_216", 0 0, L_0000024b45737b10;  1 drivers
L_0000024b456db730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024b456d8ef0_0 .net/2u *"_ivl_218", 31 0, L_0000024b456db730;  1 drivers
v0000024b456d9ad0_0 .net *"_ivl_220", 31 0, L_0000024b457374d0;  1 drivers
v0000024b456d9850_0 .net *"_ivl_224", 31 0, L_0000024b45738b50;  1 drivers
L_0000024b456db778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456da1b0_0 .net *"_ivl_227", 25 0, L_0000024b456db778;  1 drivers
L_0000024b456db7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456d9990_0 .net/2u *"_ivl_228", 31 0, L_0000024b456db7c0;  1 drivers
v0000024b456d9d50_0 .net *"_ivl_230", 0 0, L_0000024b45737bb0;  1 drivers
L_0000024b456db808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024b456d9a30_0 .net/2u *"_ivl_232", 5 0, L_0000024b456db808;  1 drivers
v0000024b456dab10_0 .net *"_ivl_234", 0 0, L_0000024b457372f0;  1 drivers
L_0000024b456db850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024b456da7f0_0 .net/2u *"_ivl_236", 5 0, L_0000024b456db850;  1 drivers
v0000024b456da890_0 .net *"_ivl_238", 0 0, L_0000024b45738010;  1 drivers
v0000024b456d9df0_0 .net *"_ivl_24", 0 0, L_0000024b4564dee0;  1 drivers
v0000024b456d9fd0_0 .net *"_ivl_241", 0 0, L_0000024b4564e490;  1 drivers
v0000024b456d9c10_0 .net *"_ivl_243", 0 0, L_0000024b4564e650;  1 drivers
L_0000024b456db898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024b456d9e90_0 .net/2u *"_ivl_244", 5 0, L_0000024b456db898;  1 drivers
v0000024b456d9f30_0 .net *"_ivl_246", 0 0, L_0000024b457383d0;  1 drivers
v0000024b456d8c70_0 .net *"_ivl_248", 31 0, L_0000024b45737570;  1 drivers
L_0000024b456dad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024b456d8f90_0 .net/2u *"_ivl_26", 4 0, L_0000024b456dad58;  1 drivers
v0000024b456d9030_0 .net *"_ivl_29", 4 0, L_0000024b4564cf60;  1 drivers
v0000024b456d90d0_0 .net *"_ivl_32", 0 0, L_0000024b4564e500;  1 drivers
L_0000024b456dada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024b45649b90_0 .net/2u *"_ivl_34", 4 0, L_0000024b456dada0;  1 drivers
v0000024b45648790_0 .net *"_ivl_37", 4 0, L_0000024b4564c9c0;  1 drivers
v0000024b456488d0_0 .net *"_ivl_40", 0 0, L_0000024b4564e960;  1 drivers
L_0000024b456dade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45649410_0 .net/2u *"_ivl_42", 15 0, L_0000024b456dade8;  1 drivers
v0000024b45649d70_0 .net *"_ivl_45", 15 0, L_0000024b4564d460;  1 drivers
v0000024b4564a310_0 .net *"_ivl_48", 0 0, L_0000024b4564dfc0;  1 drivers
v0000024b456494b0_0 .net *"_ivl_5", 5 0, L_0000024b4564cba0;  1 drivers
L_0000024b456dae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45649550_0 .net/2u *"_ivl_50", 36 0, L_0000024b456dae30;  1 drivers
L_0000024b456dae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45648dd0_0 .net/2u *"_ivl_52", 31 0, L_0000024b456dae78;  1 drivers
v0000024b456497d0_0 .net *"_ivl_55", 4 0, L_0000024b4564d6e0;  1 drivers
v0000024b45649e10_0 .net *"_ivl_56", 36 0, L_0000024b4564be80;  1 drivers
v0000024b45649910_0 .net *"_ivl_58", 36 0, L_0000024b4564c2e0;  1 drivers
v0000024b45649eb0_0 .net *"_ivl_62", 0 0, L_0000024b4564e260;  1 drivers
L_0000024b456daec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024b45648c90_0 .net/2u *"_ivl_64", 5 0, L_0000024b456daec0;  1 drivers
v0000024b456495f0_0 .net *"_ivl_67", 5 0, L_0000024b4564ca60;  1 drivers
v0000024b45648510_0 .net *"_ivl_70", 0 0, L_0000024b4564e2d0;  1 drivers
L_0000024b456daf08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b456490f0_0 .net/2u *"_ivl_72", 57 0, L_0000024b456daf08;  1 drivers
L_0000024b456daf50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b4564a1d0_0 .net/2u *"_ivl_74", 31 0, L_0000024b456daf50;  1 drivers
v0000024b45649690_0 .net *"_ivl_77", 25 0, L_0000024b4564c4c0;  1 drivers
v0000024b45649870_0 .net *"_ivl_78", 57 0, L_0000024b4564c560;  1 drivers
v0000024b45649f50_0 .net *"_ivl_8", 0 0, L_0000024b4564df50;  1 drivers
v0000024b45649730_0 .net *"_ivl_80", 57 0, L_0000024b4564c600;  1 drivers
L_0000024b456daf98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024b45648b50_0 .net/2u *"_ivl_84", 31 0, L_0000024b456daf98;  1 drivers
L_0000024b456dafe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024b45648e70_0 .net/2u *"_ivl_88", 5 0, L_0000024b456dafe0;  1 drivers
v0000024b45648d30_0 .net *"_ivl_90", 0 0, L_0000024b4564c060;  1 drivers
L_0000024b456db028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024b456499b0_0 .net/2u *"_ivl_92", 5 0, L_0000024b456db028;  1 drivers
v0000024b45649050_0 .net *"_ivl_94", 0 0, L_0000024b4564cb00;  1 drivers
v0000024b45649c30_0 .net *"_ivl_97", 0 0, L_0000024b4564eb90;  1 drivers
v0000024b45648970_0 .net *"_ivl_98", 47 0, L_0000024b4564cd80;  1 drivers
v0000024b45649ff0_0 .net "adderResult", 31 0, L_0000024b4564c240;  1 drivers
v0000024b45649a50_0 .net "address", 31 0, L_0000024b4564cce0;  1 drivers
v0000024b45648f10_0 .net "clk", 0 0, L_0000024b4564e570;  alias, 1 drivers
v0000024b4564a130_0 .var "cycles_consumed", 31 0;
o0000024b456a1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000024b45648ab0_0 .net "excep_flag", 0 0, o0000024b456a1048;  0 drivers
v0000024b45649af0_0 .net "extImm", 31 0, L_0000024b45737ed0;  1 drivers
v0000024b45649cd0_0 .net "funct", 5 0, L_0000024b4564d780;  1 drivers
v0000024b45648fb0_0 .net "hlt", 0 0, v0000024b45612a10_0;  1 drivers
v0000024b4564a090_0 .net "imm", 15 0, L_0000024b4564d500;  1 drivers
v0000024b4564a270_0 .net "immediate", 31 0, L_0000024b45736f30;  1 drivers
v0000024b45648bf0_0 .net "input_clk", 0 0, v0000024b4564bf20_0;  1 drivers
v0000024b45649190_0 .net "instruction", 31 0, L_0000024b45737250;  1 drivers
v0000024b45649370_0 .net "memoryReadData", 31 0, v0000024b45644d10_0;  1 drivers
v0000024b45648470_0 .net "nextPC", 31 0, L_0000024b45738a10;  1 drivers
v0000024b45648a10_0 .net "opcode", 5 0, L_0000024b4564db40;  1 drivers
v0000024b45648830_0 .net "rd", 4 0, L_0000024b4564d5a0;  1 drivers
v0000024b45649230_0 .net "readData1", 31 0, L_0000024b4564e180;  1 drivers
v0000024b456485b0_0 .net "readData1_w", 31 0, L_0000024b457385b0;  1 drivers
v0000024b45648650_0 .net "readData2", 31 0, L_0000024b4564e340;  1 drivers
v0000024b456486f0_0 .net "rs", 4 0, L_0000024b4564d640;  1 drivers
v0000024b456492d0_0 .net "rst", 0 0, v0000024b4564c420_0;  1 drivers
v0000024b4564daa0_0 .net "rt", 4 0, L_0000024b4564c920;  1 drivers
v0000024b4564d1e0_0 .net "shamt", 31 0, L_0000024b4564bd40;  1 drivers
v0000024b4564d960_0 .net "wire_instruction", 31 0, L_0000024b4564dd20;  1 drivers
v0000024b4564bca0_0 .net "writeData", 31 0, L_0000024b45737610;  1 drivers
v0000024b4564d320_0 .net "zero", 0 0, L_0000024b457379d0;  1 drivers
L_0000024b4564cba0 .part L_0000024b45737250, 26, 6;
L_0000024b4564db40 .functor MUXZ 6, L_0000024b4564cba0, L_0000024b456dac38, L_0000024b455f47b0, C4<>;
L_0000024b4564c380 .cmp/eq 6, L_0000024b4564db40, L_0000024b456dacc8;
L_0000024b4564bde0 .part L_0000024b45737250, 11, 5;
L_0000024b4564bfc0 .functor MUXZ 5, L_0000024b4564bde0, L_0000024b456dad10, L_0000024b4564c380, C4<>;
L_0000024b4564d5a0 .functor MUXZ 5, L_0000024b4564bfc0, L_0000024b456dac80, L_0000024b4564df50, C4<>;
L_0000024b4564cf60 .part L_0000024b45737250, 21, 5;
L_0000024b4564d640 .functor MUXZ 5, L_0000024b4564cf60, L_0000024b456dad58, L_0000024b4564dee0, C4<>;
L_0000024b4564c9c0 .part L_0000024b45737250, 16, 5;
L_0000024b4564c920 .functor MUXZ 5, L_0000024b4564c9c0, L_0000024b456dada0, L_0000024b4564e500, C4<>;
L_0000024b4564d460 .part L_0000024b45737250, 0, 16;
L_0000024b4564d500 .functor MUXZ 16, L_0000024b4564d460, L_0000024b456dade8, L_0000024b4564e960, C4<>;
L_0000024b4564d6e0 .part L_0000024b45737250, 6, 5;
L_0000024b4564be80 .concat [ 5 32 0 0], L_0000024b4564d6e0, L_0000024b456dae78;
L_0000024b4564c2e0 .functor MUXZ 37, L_0000024b4564be80, L_0000024b456dae30, L_0000024b4564dfc0, C4<>;
L_0000024b4564bd40 .part L_0000024b4564c2e0, 0, 32;
L_0000024b4564ca60 .part L_0000024b45737250, 0, 6;
L_0000024b4564d780 .functor MUXZ 6, L_0000024b4564ca60, L_0000024b456daec0, L_0000024b4564e260, C4<>;
L_0000024b4564c4c0 .part L_0000024b45737250, 0, 26;
L_0000024b4564c560 .concat [ 26 32 0 0], L_0000024b4564c4c0, L_0000024b456daf50;
L_0000024b4564c600 .functor MUXZ 58, L_0000024b4564c560, L_0000024b456daf08, L_0000024b4564e2d0, C4<>;
L_0000024b4564cce0 .part L_0000024b4564c600, 0, 32;
L_0000024b4564d820 .arith/sum 32, v0000024b45646aa0_0, L_0000024b456daf98;
L_0000024b4564c060 .cmp/eq 6, L_0000024b4564db40, L_0000024b456dafe0;
L_0000024b4564cb00 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db028;
L_0000024b4564cd80 .concat [ 32 16 0 0], L_0000024b4564cce0, L_0000024b456db070;
L_0000024b4564d8c0 .concat [ 6 26 0 0], L_0000024b4564db40, L_0000024b456db0b8;
L_0000024b4564c880 .cmp/eq 32, L_0000024b4564d8c0, L_0000024b456db100;
L_0000024b4564ce20 .cmp/eq 6, L_0000024b4564d780, L_0000024b456db148;
L_0000024b4564c6a0 .concat [ 32 16 0 0], L_0000024b4564e180, L_0000024b456db190;
L_0000024b4564c100 .concat [ 32 16 0 0], v0000024b45646aa0_0, L_0000024b456db1d8;
L_0000024b4564c7e0 .part L_0000024b4564d500, 15, 1;
LS_0000024b4564cec0_0_0 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_4 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_8 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_12 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_16 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_20 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_24 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_0_28 .concat [ 1 1 1 1], L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0, L_0000024b4564c7e0;
LS_0000024b4564cec0_1_0 .concat [ 4 4 4 4], LS_0000024b4564cec0_0_0, LS_0000024b4564cec0_0_4, LS_0000024b4564cec0_0_8, LS_0000024b4564cec0_0_12;
LS_0000024b4564cec0_1_4 .concat [ 4 4 4 4], LS_0000024b4564cec0_0_16, LS_0000024b4564cec0_0_20, LS_0000024b4564cec0_0_24, LS_0000024b4564cec0_0_28;
L_0000024b4564cec0 .concat [ 16 16 0 0], LS_0000024b4564cec0_1_0, LS_0000024b4564cec0_1_4;
L_0000024b4564c740 .concat [ 16 32 0 0], L_0000024b4564d500, L_0000024b4564cec0;
L_0000024b4564da00 .arith/sum 48, L_0000024b4564c100, L_0000024b4564c740;
L_0000024b4564d000 .functor MUXZ 48, L_0000024b4564da00, L_0000024b4564c6a0, L_0000024b4564e110, C4<>;
L_0000024b4564c1a0 .functor MUXZ 48, L_0000024b4564d000, L_0000024b4564cd80, L_0000024b4564eb90, C4<>;
L_0000024b4564c240 .part L_0000024b4564c1a0, 0, 32;
L_0000024b4564d0a0 .cmp/eq 2, v0000024b45644810_0, L_0000024b456db220;
L_0000024b4564d140 .cmp/eq 2, v0000024b45644810_0, L_0000024b456db268;
L_0000024b45736fd0 .cmp/eq 2, v0000024b45644810_0, L_0000024b456db2b0;
L_0000024b45736df0 .functor MUXZ 32, L_0000024b456db340, L_0000024b456db2f8, L_0000024b45736fd0, C4<>;
L_0000024b45737430 .functor MUXZ 32, L_0000024b45736df0, L_0000024b4564c240, L_0000024b4564d140, C4<>;
L_0000024b45738a10 .functor MUXZ 32, L_0000024b45737430, L_0000024b4564d820, L_0000024b4564d0a0, C4<>;
L_0000024b45737250 .functor MUXZ 32, L_0000024b4564dd20, L_0000024b456db3d0, L_0000024b4564e0a0, C4<>;
L_0000024b45737110 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db4a8;
L_0000024b45737cf0 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db4f0;
L_0000024b45738650 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db538;
L_0000024b45737d90 .concat [ 16 16 0 0], L_0000024b4564d500, L_0000024b456db580;
L_0000024b45737e30 .part L_0000024b4564d500, 15, 1;
LS_0000024b457371b0_0_0 .concat [ 1 1 1 1], L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30;
LS_0000024b457371b0_0_4 .concat [ 1 1 1 1], L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30;
LS_0000024b457371b0_0_8 .concat [ 1 1 1 1], L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30;
LS_0000024b457371b0_0_12 .concat [ 1 1 1 1], L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30, L_0000024b45737e30;
L_0000024b457371b0 .concat [ 4 4 4 4], LS_0000024b457371b0_0_0, LS_0000024b457371b0_0_4, LS_0000024b457371b0_0_8, LS_0000024b457371b0_0_12;
L_0000024b45738790 .concat [ 16 16 0 0], L_0000024b4564d500, L_0000024b457371b0;
L_0000024b45737ed0 .functor MUXZ 32, L_0000024b45738790, L_0000024b45737d90, L_0000024b4564e5e0, C4<>;
L_0000024b45736d50 .concat [ 6 26 0 0], L_0000024b4564db40, L_0000024b456db5c8;
L_0000024b45737f70 .cmp/eq 32, L_0000024b45736d50, L_0000024b456db610;
L_0000024b457386f0 .cmp/eq 6, L_0000024b4564d780, L_0000024b456db658;
L_0000024b45738830 .cmp/eq 6, L_0000024b4564d780, L_0000024b456db6a0;
L_0000024b45737b10 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db6e8;
L_0000024b457374d0 .functor MUXZ 32, L_0000024b45737ed0, L_0000024b456db730, L_0000024b45737b10, C4<>;
L_0000024b45736f30 .functor MUXZ 32, L_0000024b457374d0, L_0000024b4564bd40, L_0000024b4564e420, C4<>;
L_0000024b45738b50 .concat [ 6 26 0 0], L_0000024b4564db40, L_0000024b456db778;
L_0000024b45737bb0 .cmp/eq 32, L_0000024b45738b50, L_0000024b456db7c0;
L_0000024b457372f0 .cmp/eq 6, L_0000024b4564d780, L_0000024b456db808;
L_0000024b45738010 .cmp/eq 6, L_0000024b4564d780, L_0000024b456db850;
L_0000024b457383d0 .cmp/eq 6, L_0000024b4564db40, L_0000024b456db898;
L_0000024b45737570 .functor MUXZ 32, L_0000024b4564e180, v0000024b45646aa0_0, L_0000024b457383d0, C4<>;
L_0000024b457385b0 .functor MUXZ 32, L_0000024b45737570, L_0000024b4564e340, L_0000024b4564e650, C4<>;
S_0000024b4560f360 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024b4560dd30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024b4564e1f0 .functor NOT 1, v0000024b456135f0_0, C4<0>, C4<0>, C4<0>;
v0000024b456120b0_0 .net *"_ivl_0", 0 0, L_0000024b4564e1f0;  1 drivers
v0000024b45611bb0_0 .net "in1", 31 0, L_0000024b4564e340;  alias, 1 drivers
v0000024b45612150_0 .net "in2", 31 0, L_0000024b45736f30;  alias, 1 drivers
v0000024b45613230_0 .net "out", 31 0, L_0000024b45737390;  alias, 1 drivers
v0000024b45611c50_0 .net "s", 0 0, v0000024b456135f0_0;  alias, 1 drivers
L_0000024b45737390 .functor MUXZ 32, L_0000024b45736f30, L_0000024b4564e340, L_0000024b4564e1f0, C4<>;
S_0000024b455b20e0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024b456d0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000024b456d00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000024b456d0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000024b456d0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000024b456d0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000024b456d01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024b456d01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024b456d0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000024b456d0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024b456d0288 .param/l "j" 0 4 12, C4<000010>;
P_0000024b456d02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024b456d02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024b456d0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000024b456d0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024b456d03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024b456d03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024b456d0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024b456d0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000024b456d0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000024b456d04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024b456d04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024b456d0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000024b456d0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000024b456d0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000024b456d05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024b456d0608 .param/l "xori" 0 4 8, C4<001110>;
v0000024b456132d0_0 .var "ALUOp", 3 0;
v0000024b456135f0_0 .var "ALUSrc", 0 0;
v0000024b45613410_0 .var "MemReadEn", 0 0;
v0000024b45611d90_0 .var "MemWriteEn", 0 0;
v0000024b45611ed0_0 .var "MemtoReg", 0 0;
v0000024b45612c90_0 .var "RegDst", 0 0;
v0000024b45613370_0 .var "RegWriteEn", 0 0;
v0000024b456121f0_0 .net "funct", 5 0, L_0000024b4564d780;  alias, 1 drivers
v0000024b45612a10_0 .var "hlt", 0 0;
v0000024b45612330_0 .net "opcode", 5 0, L_0000024b4564db40;  alias, 1 drivers
v0000024b45612d30_0 .net "rst", 0 0, v0000024b4564c420_0;  alias, 1 drivers
E_0000024b4560dc30 .event anyedge, v0000024b45612d30_0, v0000024b45612330_0, v0000024b456121f0_0;
S_0000024b455b2330 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024b4560e530 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024b4564dd20 .functor BUFZ 32, L_0000024b45736cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024b45612e70_0 .net "Data_Out", 31 0, L_0000024b4564dd20;  alias, 1 drivers
v0000024b45613870 .array "InstMem", 0 1023, 31 0;
v0000024b456137d0_0 .net *"_ivl_0", 31 0, L_0000024b45736cb0;  1 drivers
v0000024b45613050_0 .net *"_ivl_3", 9 0, L_0000024b45737070;  1 drivers
v0000024b456139b0_0 .net *"_ivl_4", 11 0, L_0000024b45736e90;  1 drivers
L_0000024b456db388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b455f36d0_0 .net *"_ivl_7", 1 0, L_0000024b456db388;  1 drivers
v0000024b455f2c30_0 .net "addr", 31 0, v0000024b45646aa0_0;  alias, 1 drivers
v0000024b45645fd0_0 .var/i "i", 31 0;
L_0000024b45736cb0 .array/port v0000024b45613870, L_0000024b45736e90;
L_0000024b45737070 .part v0000024b45646aa0_0, 0, 10;
L_0000024b45736e90 .concat [ 10 2 0 0], L_0000024b45737070, L_0000024b456db388;
S_0000024b455629c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024b4564e180 .functor BUFZ 32, L_0000024b45738510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024b4564e340 .functor BUFZ 32, L_0000024b457380b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024b45645c10_0 .net *"_ivl_0", 31 0, L_0000024b45738510;  1 drivers
v0000024b456458f0_0 .net *"_ivl_10", 6 0, L_0000024b45737c50;  1 drivers
L_0000024b456db460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b45645d50_0 .net *"_ivl_13", 1 0, L_0000024b456db460;  1 drivers
v0000024b45645530_0 .net *"_ivl_2", 6 0, L_0000024b457381f0;  1 drivers
L_0000024b456db418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b456457b0_0 .net *"_ivl_5", 1 0, L_0000024b456db418;  1 drivers
v0000024b45645a30_0 .net *"_ivl_8", 31 0, L_0000024b457380b0;  1 drivers
v0000024b45645170_0 .net "clk", 0 0, L_0000024b4564e570;  alias, 1 drivers
v0000024b456452b0_0 .var/i "i", 31 0;
v0000024b45645f30_0 .net "readData1", 31 0, L_0000024b4564e180;  alias, 1 drivers
v0000024b45645850_0 .net "readData2", 31 0, L_0000024b4564e340;  alias, 1 drivers
v0000024b45644450_0 .net "readRegister1", 4 0, L_0000024b4564d640;  alias, 1 drivers
v0000024b456453f0_0 .net "readRegister2", 4 0, L_0000024b4564c920;  alias, 1 drivers
v0000024b456461b0 .array "registers", 31 0, 31 0;
v0000024b456444f0_0 .net "rst", 0 0, v0000024b4564c420_0;  alias, 1 drivers
v0000024b456455d0_0 .net "we", 0 0, v0000024b45613370_0;  alias, 1 drivers
v0000024b45645210_0 .net "writeData", 31 0, L_0000024b45737610;  alias, 1 drivers
v0000024b45645ad0_0 .net "writeRegister", 4 0, L_0000024b45738ab0;  alias, 1 drivers
E_0000024b4560dcb0/0 .event negedge, v0000024b45612d30_0;
E_0000024b4560dcb0/1 .event posedge, v0000024b45645170_0;
E_0000024b4560dcb0 .event/or E_0000024b4560dcb0/0, E_0000024b4560dcb0/1;
L_0000024b45738510 .array/port v0000024b456461b0, L_0000024b457381f0;
L_0000024b457381f0 .concat [ 5 2 0 0], L_0000024b4564d640, L_0000024b456db418;
L_0000024b457380b0 .array/port v0000024b456461b0, L_0000024b45737c50;
L_0000024b45737c50 .concat [ 5 2 0 0], L_0000024b4564c920, L_0000024b456db460;
S_0000024b45562b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024b455629c0;
 .timescale 0 0;
v0000024b456450d0_0 .var/i "i", 31 0;
S_0000024b455b17a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024b4560e7b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024b4564e810 .functor NOT 1, v0000024b45612c90_0, C4<0>, C4<0>, C4<0>;
v0000024b456449f0_0 .net *"_ivl_0", 0 0, L_0000024b4564e810;  1 drivers
v0000024b45645350_0 .net "in1", 4 0, L_0000024b4564c920;  alias, 1 drivers
v0000024b45646250_0 .net "in2", 4 0, L_0000024b4564d5a0;  alias, 1 drivers
v0000024b45644590_0 .net "out", 4 0, L_0000024b45738ab0;  alias, 1 drivers
v0000024b456446d0_0 .net "s", 0 0, v0000024b45612c90_0;  alias, 1 drivers
L_0000024b45738ab0 .functor MUXZ 5, L_0000024b4564d5a0, L_0000024b4564c920, L_0000024b4564e810, C4<>;
S_0000024b455b1930 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024b4560dcf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024b4564e9d0 .functor NOT 1, v0000024b45611ed0_0, C4<0>, C4<0>, C4<0>;
v0000024b45645670_0 .net *"_ivl_0", 0 0, L_0000024b4564e9d0;  1 drivers
v0000024b45644ef0_0 .net "in1", 31 0, v0000024b45645990_0;  alias, 1 drivers
v0000024b45644630_0 .net "in2", 31 0, v0000024b45644d10_0;  alias, 1 drivers
v0000024b45645710_0 .net "out", 31 0, L_0000024b45737610;  alias, 1 drivers
v0000024b45644c70_0 .net "s", 0 0, v0000024b45611ed0_0;  alias, 1 drivers
L_0000024b45737610 .functor MUXZ 32, v0000024b45644d10_0, v0000024b45645990_0, L_0000024b4564e9d0, C4<>;
S_0000024b4559b7e0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024b4559b970 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024b4559b9a8 .param/l "AND" 0 9 12, C4<0010>;
P_0000024b4559b9e0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024b4559ba18 .param/l "OR" 0 9 12, C4<0011>;
P_0000024b4559ba50 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024b4559ba88 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024b4559bac0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024b4559baf8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024b4559bb30 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024b4559bb68 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024b4559bba0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024b4559bbd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024b456db8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b45644770_0 .net/2u *"_ivl_0", 31 0, L_0000024b456db8e0;  1 drivers
v0000024b45645cb0_0 .net "opSel", 3 0, v0000024b456132d0_0;  alias, 1 drivers
v0000024b45645b70_0 .net "operand1", 31 0, L_0000024b457385b0;  alias, 1 drivers
v0000024b45645df0_0 .net "operand2", 31 0, L_0000024b45737390;  alias, 1 drivers
v0000024b45645990_0 .var "result", 31 0;
v0000024b45644f90_0 .net "zero", 0 0, L_0000024b457379d0;  alias, 1 drivers
E_0000024b4560de30 .event anyedge, v0000024b456132d0_0, v0000024b45645b70_0, v0000024b45613230_0;
L_0000024b457379d0 .cmp/eq 32, v0000024b45645990_0, L_0000024b456db8e0;
S_0000024b455ddde0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000024b456d0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000024b456d0688 .param/l "add" 0 4 5, C4<100000>;
P_0000024b456d06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024b456d06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024b456d0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000024b456d0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000024b456d07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024b456d07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024b456d0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024b456d0848 .param/l "j" 0 4 12, C4<000010>;
P_0000024b456d0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000024b456d08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024b456d08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024b456d0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024b456d0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000024b456d0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000024b456d09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024b456d0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000024b456d0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000024b456d0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000024b456d0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024b456d0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024b456d0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000024b456d0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000024b456d0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024b456d0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000024b45644810_0 .var "PCsrc", 1 0;
v0000024b45644db0_0 .net "excep_flag", 0 0, o0000024b456a1048;  alias, 0 drivers
v0000024b456448b0_0 .net "funct", 5 0, L_0000024b4564d780;  alias, 1 drivers
v0000024b45645e90_0 .net "opcode", 5 0, L_0000024b4564db40;  alias, 1 drivers
v0000024b45645030_0 .net "operand1", 31 0, L_0000024b4564e180;  alias, 1 drivers
v0000024b45644950_0 .net "operand2", 31 0, L_0000024b45737390;  alias, 1 drivers
v0000024b456462f0_0 .net "rst", 0 0, v0000024b4564c420_0;  alias, 1 drivers
E_0000024b4560b530/0 .event anyedge, v0000024b45612d30_0, v0000024b45644db0_0, v0000024b45612330_0, v0000024b45645f30_0;
E_0000024b4560b530/1 .event anyedge, v0000024b45613230_0, v0000024b456121f0_0;
E_0000024b4560b530 .event/or E_0000024b4560b530/0, E_0000024b4560b530/1;
S_0000024b455ddf70 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024b45644a90 .array "DataMem", 0 1023, 31 0;
v0000024b45646070_0 .net "address", 31 0, v0000024b45645990_0;  alias, 1 drivers
v0000024b45646110_0 .net "clock", 0 0, L_0000024b4564e880;  1 drivers
v0000024b45644b30_0 .net "data", 31 0, L_0000024b4564e340;  alias, 1 drivers
v0000024b45644bd0_0 .var/i "i", 31 0;
v0000024b45644d10_0 .var "q", 31 0;
v0000024b45644e50_0 .net "rden", 0 0, v0000024b45613410_0;  alias, 1 drivers
v0000024b45646f00_0 .net "wren", 0 0, v0000024b45611d90_0;  alias, 1 drivers
E_0000024b4560b3f0 .event posedge, v0000024b45646110_0;
S_0000024b455c9bf0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000024b4560f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024b4560a9f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024b45647d60_0 .net "PCin", 31 0, L_0000024b45738a10;  alias, 1 drivers
v0000024b45646aa0_0 .var "PCout", 31 0;
v0000024b45646c80_0 .net "clk", 0 0, L_0000024b4564e570;  alias, 1 drivers
v0000024b45647540_0 .net "rst", 0 0, v0000024b4564c420_0;  alias, 1 drivers
    .scope S_0000024b455ddde0;
T_0 ;
    %wait E_0000024b4560b530;
    %load/vec4 v0000024b456462f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024b45644810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024b45644db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024b45644810_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024b45645e90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024b45645030_0;
    %load/vec4 v0000024b45644950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000024b45645e90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000024b45645030_0;
    %load/vec4 v0000024b45644950_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000024b45645e90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024b45645e90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024b45645e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000024b456448b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024b45644810_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024b45644810_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024b455c9bf0;
T_1 ;
    %wait E_0000024b4560dcb0;
    %load/vec4 v0000024b45647540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024b45646aa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024b45647d60_0;
    %assign/vec4 v0000024b45646aa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024b455b2330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b45645fd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024b45645fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024b45645fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %load/vec4 v0000024b45645fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b45645fd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45613870, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024b455b20e0;
T_3 ;
    %wait E_0000024b4560dc30;
    %load/vec4 v0000024b45612d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024b45612a10_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024b45611d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024b45611ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024b45613410_0, 0;
    %assign/vec4 v0000024b45612c90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024b45612a10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024b456132d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024b456135f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024b45613370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024b45611d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024b45611ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024b45613410_0, 0, 1;
    %store/vec4 v0000024b45612c90_0, 0, 1;
    %load/vec4 v0000024b45612330_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45612a10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45612c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %load/vec4 v0000024b456121f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45612c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b45612c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45613370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45611ed0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b45611d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b456135f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024b456132d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024b455629c0;
T_4 ;
    %wait E_0000024b4560dcb0;
    %fork t_1, S_0000024b45562b50;
    %jmp t_0;
    .scope S_0000024b45562b50;
t_1 ;
    %load/vec4 v0000024b456444f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b456450d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024b456450d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024b456450d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b456461b0, 0, 4;
    %load/vec4 v0000024b456450d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b456450d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024b456455d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024b45645210_0;
    %load/vec4 v0000024b45645ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b456461b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b456461b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024b455629c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024b455629c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b456452b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024b456452b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024b456452b0_0;
    %ix/getv/s 4, v0000024b456452b0_0;
    %load/vec4a v0000024b456461b0, 4;
    %ix/getv/s 4, v0000024b456452b0_0;
    %load/vec4a v0000024b456461b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024b456452b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b456452b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024b4559b7e0;
T_6 ;
    %wait E_0000024b4560de30;
    %load/vec4 v0000024b45645cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %add;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %sub;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %and;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %or;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %xor;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %or;
    %inv;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024b45645b70_0;
    %load/vec4 v0000024b45645df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024b45645df0_0;
    %load/vec4 v0000024b45645b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024b45645b70_0;
    %ix/getv 4, v0000024b45645df0_0;
    %shiftl 4;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024b45645b70_0;
    %ix/getv 4, v0000024b45645df0_0;
    %shiftr 4;
    %assign/vec4 v0000024b45645990_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024b455ddf70;
T_7 ;
    %wait E_0000024b4560b3f0;
    %load/vec4 v0000024b45644e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024b45646070_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024b45644a90, 4;
    %assign/vec4 v0000024b45644d10_0, 0;
T_7.0 ;
    %load/vec4 v0000024b45646f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024b45644b30_0;
    %ix/getv 3, v0000024b45646070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b45644a90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024b455ddf70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000024b455ddf70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b45644bd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024b45644bd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024b45644bd0_0;
    %load/vec4a v0000024b45644a90, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000024b45644bd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024b45644bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b45644bd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024b4560f1d0;
T_10 ;
    %wait E_0000024b4560dcb0;
    %load/vec4 v0000024b456492d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b4564a130_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024b4564a130_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024b4564a130_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024b4560eeb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b4564bf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b4564c420_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024b4560eeb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024b4564bf20_0;
    %inv;
    %assign/vec4 v0000024b4564bf20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024b4560eeb0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b4564c420_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b4564c420_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024b4564d3c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
