// Seed: 1327555804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1 ? id_1 : 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    output wand id_16,
    output tri1 id_17
    , id_27,
    output uwire id_18,
    output supply1 id_19,
    output tri0 id_20,
    input supply0 id_21,
    input wire id_22,
    input tri1 id_23,
    output wand id_24,
    output uwire id_25
);
  assign id_1 = id_27;
  initial begin : LABEL_0
    if (1'b0) disable id_28;
    else if (~id_4) id_11 = 1;
  end
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_28,
      id_28
  );
endmodule
