JDF B
// Created by Version 7.1 
PROJECT SPI_wb
DESIGN spi_wb Normal
DEVKIT LCMXO2280C-5FT256C
ENTRY Mixed Verilog/VHDL
TESTFIXTURE ..\..\testbench\spi_wb_tb1.v
MODULE ..\..\source\Spi_wb.v
MODSTYLE spi Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE spi
