# fpga_timer
It is intended to design, model in VHDL, simulate, synthesize, implement in the FPGA and test in the Terasic DE2-115 kit a time counter (timer) with countdown.

Developed with [Pedro Silva](https://github.com/pedromsilva99) in 2018
