// Seed: 1776754856
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5
);
  wire [-1 : -1  &&  -1 'b0] id_7;
  assign id_2 = 1;
  wire id_8;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_6 = 32'd28,
    parameter id_8 = 32'd3
) (
    input supply1 _id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire _id_6,
    output uwire id_7
    , id_10,
    input tri0 _id_8
);
  wire [id_0  ?  -1 : id_8 : id_6] id_11;
  generate
    assign id_7 = -1;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_5,
      id_3,
      id_1,
      id_2,
      id_2
  );
endmodule
