// Seed: 703302235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8 = id_8;
endmodule
module module_1 (
    input tri1 id_0
    , id_5,
    input tri id_1,
    input tri id_2,
    output supply1 id_3
);
  wor   id_6;
  logic id_7;
  ;
  assign id_6 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6
  );
  assign id_8#(.id_7(-1)) = id_5;
endmodule
