Pulse

module pulse(
    input clk,
    input deb_in,
    output deb_out

    );
    
    reg ff1, ff2, ff3;
    always@(posedge clk)
    begin
        ff1<=deb_in;
        ff2<=ff1;
        ff3<=~ff2;
    end
    assign deb_out = ff1&ff2&ff3;
    
    
endmodule

module clk_div(
    input clk,
    output out_clk
    );
    parameter karam = 19;
    
    reg[29:0] count = 0;
    always@(posedge clk)
    begin
        count = count +1;
    end
    assign out_clk = count[19];
endmodule
