
---------- Begin Simulation Statistics ----------
final_tick                               13976821982871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167624                       # Simulator instruction rate (inst/s)
host_mem_usage                               17329464                       # Number of bytes of host memory used
host_op_rate                                   233015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2954.54                       # Real time elapsed on the host
host_tick_rate                               10716903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   495251395                       # Number of instructions simulated
sim_ops                                     688450670                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031663                       # Number of seconds simulated
sim_ticks                                 31663498473                       # Number of ticks simulated
system.cpu0.committedInsts                         21                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          593                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       304793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       610330                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1390                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2032442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4050703                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          253                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     76.92%     76.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1271167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2539937                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1063574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2127897                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2795                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2064060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4145555                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1071370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2224129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        115100161                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       101698442                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126934861                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            205520984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.749089                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.749089                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           127797                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          127911                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 167996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1695884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22653861                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.718435                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            58815087                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          18124911                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       13251389                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     47035693                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        49768                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     21833485                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    304333362                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     40690176                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3431113                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    258483871                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         26672                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        59714                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1535442                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        94941                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        55690                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       834850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       861034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        334773174                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            257336963                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.584167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        195563321                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.706373                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             258149322                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       398632812                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      219045291                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.334954                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.334954                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       633538      0.24%      0.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    198986985     75.97%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1739364      0.66%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       441167      0.17%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     41428047     15.82%     92.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     18430147      7.04%     99.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       127916      0.05%     99.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       127820      0.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     261914984                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         255736                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       511472                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       255617                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       422012                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5610981                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021423                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4010522     71.48%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1161468     20.70%     92.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       438991      7.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     266636691                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    624565301                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    257081346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    402777257                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         304333362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        261914984                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     98812186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       718270                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    152994197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     94917554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.759395                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.564914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30346171     31.97%     31.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8147871      8.58%     40.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10131126     10.67%     51.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10276002     10.83%     62.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9764790     10.29%     72.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8225577      8.67%     81.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8123136      8.56%     89.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5472054      5.77%     95.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4430827      4.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     94917554                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.754519                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7887308                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3568950                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     47035693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     21833485                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      112039165                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                95085550                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         92720614                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37746018                       # number of cc regfile writes
system.switch_cpus1.committedInsts           61192027                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105409131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.553888                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.553888                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  12402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1440204                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24493724                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.770621                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            41848588                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8728090                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       38686113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     38024700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        54862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9840934                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    192032200                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     33120498                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4336391                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    168360491                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        165211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3438994                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1393826                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3750191                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3974                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       784882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       655322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        175905352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            166326597                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655311                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        115272800                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.749231                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             167468021                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       241230823                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135217548                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.643547                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.643547                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        71213      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128342244     74.32%     74.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175195      0.10%     74.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       442749      0.26%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     34584406     20.03%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9081080      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     172696887                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3337626                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019326                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2942903     88.17%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        362817     10.87%     99.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        31906      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     175963300                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    444444640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    166326597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    278658931                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         192032200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        172696887                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     86622975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       640097                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     92222375                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     95073148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.816463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.712838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     58254660     61.27%     61.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5553065      5.84%     67.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3762184      3.96%     71.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2565725      2.70%     73.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3784284      3.98%     77.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4982374      5.24%     82.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6027452      6.34%     89.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5438671      5.72%     95.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4704733      4.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     95073148                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.816226                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3561849                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1141502                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     38024700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9840934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       90715676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                95085550                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137695                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345222                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.380342                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.380342                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404199485                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198342803                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  20705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153364                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765407                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.155602                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352422                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23617975                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       17421480                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75346926                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        63696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699214                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303148089                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734447                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       246345                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300052153                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        204064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       503622                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153432                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       770505                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4123                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455442154                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299932171                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525703                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239427087                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.154340                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300003553                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312020806                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73201002                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.629211                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.629211                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53207      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86555910     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187390      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55718364     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366057      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938889     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869611      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012340      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950759     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615093      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300298499                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233482758                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453633357                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943741                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224539220                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13911073                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77611      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           611      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967694     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           47      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6649250     47.80%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        286738      2.06%     71.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168404      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705385     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55333      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80673607                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    256076690                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79988430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84609938                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303148089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300298499                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5997013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       137132                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9328550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     95064845                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.158881                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.875227                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31283688     32.91%     32.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5840811      6.14%     39.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7740893      8.14%     47.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6913901      7.27%     54.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9671090     10.17%     64.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8698829      9.15%     73.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8851890      9.31%     83.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5565590      5.85%     88.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10498153     11.04%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     95064845                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.158193                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5171666                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1887844                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75346926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104156576                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                95085550                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21013252                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24371503                       # number of cc regfile writes
system.switch_cpus3.committedInsts           57124437                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             80369447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.664534                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.664534                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         93500064                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        45730297                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  61247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6858                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3339133                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.846039                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            21122068                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4218514                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       29696032                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     16915943                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1702                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4224527                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     80525859                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     16903554                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17619                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     80446049                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        126735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5110822                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7260                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5424463                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        101058995                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             80428747                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.616789                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         62332108                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.845857                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              80434230                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        69386064                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25401798                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.600769                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.600769                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2174      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     31075732     38.62%     38.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3511      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           88      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     38.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       344030      0.43%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          518      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     39.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     11157067     13.87%     52.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1745076      2.17%     55.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       340484      0.42%     55.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14186244     17.63%     73.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       479206      0.60%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1232254      1.53%     75.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        31256      0.04%     75.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     15678581     19.49%     94.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4187440      5.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      80463668                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       53161774                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    104843129                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     51657935                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     51826463                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1550109                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019265                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25802      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         82690      5.33%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      7.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       273118     17.62%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1629      0.11%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            5      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       983093     63.42%     88.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           16      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     88.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         43494      2.81%     90.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          409      0.03%     90.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       136515      8.81%     99.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3338      0.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      28849829                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    152660124                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     28770812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     28856315                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          80525850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         80463668                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       156412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1505                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       268967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     95024303                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.846769                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.074306                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     77051314     81.09%     81.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3621223      3.81%     84.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1895818      2.00%     86.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1462822      1.54%     88.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1754801      1.85%     90.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2214152      2.33%     92.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1983465      2.09%     94.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1654075      1.74%     96.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3386633      3.56%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     95024303                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.846224                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1034676                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       954651                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     16915943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4224527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       33394027                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                95085550                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     48832729                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48832733                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     48833424                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48833428                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       279315                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        279320                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       279419                       # number of overall misses
system.cpu0.dcache.overall_misses::total       279424                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  14204165283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14204165283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  14204165283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14204165283                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49112044                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49112053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     49112843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     49112852                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005689                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 50853.571355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50852.661045                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 50834.643610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50833.733978                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       191130                       # number of writebacks
system.cpu0.dcache.writebacks::total           191130                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        87462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        87462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        87462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        87462                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       191853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       191853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       191953                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       191953                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5900654772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5900654772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5901478614                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5901478614                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003906                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003906                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003908                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003908                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30756.124595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30756.124595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 30744.393753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30744.393753                       # average overall mshr miss latency
system.cpu0.dcache.replacements                191130                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     33876341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33876341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       214820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       214823                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13758795099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13758795099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     34091161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34091164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 64048.017405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64047.122976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        87238                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        87238                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       127582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       127582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5478938244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5478938244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 42944.445486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42944.445486                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     14956388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14956392                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        64495                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        64497                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    445370184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    445370184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     15020883                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15020889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6905.499403                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6905.285269                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        64271                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        64271                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    421716528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    421716528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004279                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004279                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6561.536743                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6561.536743                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       823842                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       823842                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  8238.420000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  8238.420000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.096212                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49025407                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           191642                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           255.817655                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.057725                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   508.038487                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.992263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        393094458                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       393094458                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     33351892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        33351917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     33351892                       # number of overall hits
system.cpu0.icache.overall_hits::total       33351917                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       117585                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117587                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       117585                       # number of overall misses
system.cpu0.icache.overall_misses::total       117587                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    665850150                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    665850150                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    665850150                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    665850150                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     33469477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     33469504                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     33469477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     33469504                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.074074                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003513                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003513                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.074074                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003513                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003513                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5662.713356                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5662.617041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5662.713356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5662.617041                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       113358                       # number of writebacks
system.cpu0.icache.writebacks::total           113358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3705                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3705                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3705                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3705                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       113880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       113880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       113880                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       113880                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    593864541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    593864541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    593864541                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    593864541                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003403                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003403                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003403                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003403                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  5214.827371                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5214.827371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  5214.827371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5214.827371                       # average overall mshr miss latency
system.cpu0.icache.replacements                113358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     33351892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       33351917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       117585                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117587                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    665850150                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    665850150                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     33469477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     33469504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003513                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003513                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5662.713356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5662.617041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3705                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3705                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       113880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       113880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    593864541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    593864541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  5214.827371                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5214.827371                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.294528                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           33465799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           113882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           293.863815                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.064449                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.230080                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002079                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.996543                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998622                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        267869914                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       267869914                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         241557                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       135376                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       206740                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          316                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          316                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         63967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        63967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       241559                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       341104                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       575048                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             916152                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14542208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     24497408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            39039616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        37646                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2409344                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        343470                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.005779                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.075802                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              341485     99.42%     99.42% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1985      0.58%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          343470                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       406026567                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      113777740                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      191552583                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       112796                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       152067                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         264863                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       112796                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       152067                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        264863                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1066                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        39572                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        40645                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1066                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        39572                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        40645                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     98745822                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   5197914216                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   5296660038                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     98745822                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   5197914216                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   5296660038                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       113862                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       191639                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       305508                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       113862                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       191639                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       305508                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.009362                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.206492                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.133041                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.009362                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.206492                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.133041                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 92632.103189                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 131353.336096                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 130315.168852                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 92632.103189                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 131353.336096                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 130315.168852                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        37628                       # number of writebacks
system.cpu0.l2cache.writebacks::total           37628                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1066                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        39572                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        40638                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1066                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        39572                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        40638                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     98390844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   5184737406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   5283128250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     98390844                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   5184737406                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   5283128250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009362                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.206492                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.133018                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009362                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.206492                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.133018                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92299.103189                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 131020.352926                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 130004.632364                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92299.103189                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 131020.352926                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 130004.632364                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                37628                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       111296                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       111296                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       111296                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       111296                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       193067                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       193067                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       193067                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       193067                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          316                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          316                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          316                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          316                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        62182                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        62182                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1783                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1785                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    146248938                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    146248938                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        63965                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        63967                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.027875                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.027905                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 82024.081884                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 81932.178151                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1783                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1783                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    145655199                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    145655199                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.027875                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.027874                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81691.081884                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 81691.081884                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       112796                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        89885                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       202681                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1066                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        37789                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        38860                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     98745822                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   5051665278                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   5150411100                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       113862                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       127674                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       241541                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.009362                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.295980                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.160884                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 92632.103189                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 133680.840403                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 132537.599074                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1066                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        37789                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        38855                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     98390844                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   5039082207                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   5137473051                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.009362                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.295980                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.160863                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92299.103189                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 133347.858027                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 132221.671625                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3986.160995                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            610185                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           41724                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           14.624317                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   162.011944                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.332166                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.428673                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   349.512828                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3472.875384                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.039554                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000081                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000349                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.085330                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.847870                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.973184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1349                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1560                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9804716                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9804716                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31663488473                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31764.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31764.numOps                      0                       # Number of Ops committed
system.cpu0.thread31764.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30635170                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30635171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30635170                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30635171                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2828858                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2828863                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2828858                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2828863                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 109251857781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 109251857781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 109251857781                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 109251857781                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33464028                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33464034                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     33464028                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33464034                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084534                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084534                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084534                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084534                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38620.481403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38620.413142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38620.481403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38620.413142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1002                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2017658                       # number of writebacks
system.cpu1.dcache.writebacks::total          2017658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       795941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       795941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       795941                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       795941                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2032917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2032917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2032917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2032917                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  58325695587                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58325695587                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  58325695587                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58325695587                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060749                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060749                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 28690.642848                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28690.642848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 28690.642848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28690.642848                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2017658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25042042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25042042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2571370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2571375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 106282241370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 106282241370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     27613412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     27613417                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 41332.924227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41332.843856                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       795883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       795883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1775487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1775487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  55442018151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55442018151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 31226.372342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31226.372342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      5593128                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5593129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       257488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       257488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2969616411                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2969616411                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5850616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5850617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11533.028378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11533.028378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           58                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       257430                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       257430                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2883677436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2883677436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11201.792472                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11201.792472                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.812500                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32679109                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2018170                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.192446                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.006444                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.806056                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000013                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999634                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        269730442                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       269730442                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           15                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     26116116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26116131                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           15                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     26116116                       # number of overall hits
system.cpu1.icache.overall_hits::total       26116131                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          127                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           131                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          127                       # number of overall misses
system.cpu1.icache.overall_misses::total          131                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10794195                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10794195                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10794195                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10794195                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     26116243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26116262                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     26116243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26116262                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.210526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.210526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 84993.661417                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82398.435115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 84993.661417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82398.435115                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           48                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7806186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7806186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7806186                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7806186                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98812.481013                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 98812.481013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98812.481013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 98812.481013                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           15                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     26116116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26116131                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10794195                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10794195                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     26116243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26116262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 84993.661417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82398.435115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           48                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7806186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7806186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 98812.481013                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 98812.481013                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.059968                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26116214                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         314653.180723                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     4.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.059968                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150508                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.158320                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        208930179                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       208930179                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1775573                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1314518                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1598845                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        14791                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        14791                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        242680                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       242680                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1775574                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6083581                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6083747                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    258292992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           258298304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       895705                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               57325120                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2928750                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000113                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.011025                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2928430     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 308      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  12      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2928750                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2692641330                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          78921                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2021072238                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1118565                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1118565                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1118565                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1118565                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       899601                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       899689                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       899601                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       899689                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7752573                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  52493050071                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  52500802644                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7752573                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  52493050071                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  52500802644                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2018166                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2018254                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2018166                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2018254                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.445752                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.445776                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.445752                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.445776                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 98133.835443                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 58351.480346                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 58354.389844                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 98133.835443                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 58351.480346                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 58354.389844                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       895705                       # number of writebacks
system.cpu1.l2cache.writebacks::total          895705                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       899601                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       899680                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       899601                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       899680                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7726266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  52193482938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  52201209204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7726266                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  52193482938                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  52201209204                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.445752                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.445771                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.445752                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.445771                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97800.835443                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 58018.480346                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 58021.973595                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97800.835443                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 58018.480346                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 58021.973595                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               895705                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1117469                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1117469                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1117469                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1117469                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       900141                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       900141                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       900141                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       900141                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        14791                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        14791                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        14791                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        14791                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       126040                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       126040                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       116640                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       116640                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2154700809                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2154700809                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       242680                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       242680                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.480633                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480633                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18473.086497                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18473.086497                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       116640                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       116640                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2115859689                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2115859689                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.480633                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480633                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18140.086497                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18140.086497                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       992525                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       992525                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       782961                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       783049                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7752573                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  50338349262                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  50346101835                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1775486                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1775574                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.440984                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.441012                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98133.835443                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 64292.281815                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64294.957065                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       782961                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       783040                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7726266                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  50077623249                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  50085349515                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.440984                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.441007                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97800.835443                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 63959.281815                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63962.696050                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4076.712084                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4050655                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          899801                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.501723                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.840009                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.051212                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.074013                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.466086                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.280763                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000205                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000013                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.994942                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995291                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          777                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3213                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        65710281                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       65710281                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31663488473                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31764.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31764.numOps                      0                       # Number of Ops committed
system.cpu1.thread31764.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89558269                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89558273                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89558269                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89558273                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5017718                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5017724                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5017719                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5017725                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  46169182935                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46169182935                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  46169182935                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46169182935                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94575987                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94575997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94575988                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94575998                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9201.231104                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9201.220102                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9201.229271                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9201.218268                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268124                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268124                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3746043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3746043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3746043                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3746043                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1271675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1271675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1271676                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1271676                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  17825912244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17825912244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  17826012144                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17826012144                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013446                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013446                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013446                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013446                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14017.663510                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14017.663510                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14017.731045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14017.731045                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268124                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66043375                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66043376                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4984880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4984885                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  46000032588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  46000032588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71028255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71028261                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070182                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070182                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9227.911723                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9227.902467                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3746035                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3746035                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  17667707940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17667707940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14261.435402                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14261.435402                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23514894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23514897                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        32838                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32839                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    169150347                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    169150347                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001395                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001395                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5151.055089                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5150.898231                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        32830                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32830                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    158204304                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    158204304                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4818.894426                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4818.894426                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.723930                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90830307                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268636                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.596823                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.007273                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.716658                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003920                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995540                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757876620                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757876620                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651518                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651541                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651518                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651541                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          146                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           148                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          146                       # number of overall misses
system.cpu2.icache.overall_misses::total          148                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13947372                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13947372                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13947372                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13947372                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20651664                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20651689                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20651664                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20651689                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95529.945205                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        94239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95529.945205                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        94239                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12359628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12359628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12359628                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12359628                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95074.061538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95074.061538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95074.061538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95074.061538                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651518                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          146                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13947372                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13947372                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20651664                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20651689                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95529.945205                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        94239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12359628                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12359628                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 95074.061538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95074.061538                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.646933                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20651673                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         156452.068182                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   127.646933                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.249310                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253217                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165213644                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165213644                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238980                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       304405                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1078484                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3043                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3043                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238982                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          264                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3811484                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3811748                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162352640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162361088                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       114765                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7344960                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1386578                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000325                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.018032                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1386127     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 451      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1386578                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1690366941                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1268374689                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1150108                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1150109                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1150108                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1150109                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       118524                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       118661                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       118524                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       118661                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12266055                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12637056294                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12649322349                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12266055                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12637056294                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12649322349                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268632                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268770                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268632                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268770                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.093427                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.093524                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.093427                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.093524                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95085.697674                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 106620.231295                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 106600.503527                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95085.697674                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 106620.231295                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 106600.503527                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       114765                       # number of writebacks
system.cpu2.l2cache.writebacks::total          114765                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       118524                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       118653                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       118524                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       118653                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12223098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  12597587802                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  12609810900                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12223098                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  12597587802                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  12609810900                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.093427                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.093518                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.093427                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.093518                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94752.697674                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 106287.231295                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 106274.690905                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94752.697674                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 106287.231295                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 106274.690905                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               114765                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289090                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289090                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289090                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289090                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978918                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978918                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978918                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978918                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3043                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3043                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3043                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3043                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          263                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     12633021                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     12633021                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.008829                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.008863                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 48034.300380                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 47852.352273                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     12545442                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     12545442                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.008829                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.008829                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 47701.300380                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 47701.300380                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1120584                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1120585                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       118397                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12266055                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12624423273                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12636689328                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238982                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.095461                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.095560                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95085.697674                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 106750.520231                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 106731.499345                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       118390                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12223098                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  12585042360                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  12597265458                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.095461                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095554                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 94752.697674                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 106417.520231                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 106404.810018                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.171495                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2539821                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          118861                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           21.367993                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    40.320522                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.035541                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.363196                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.866097                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4010.586139                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.009844                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000333                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000700                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.979147                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990032                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2658                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          717                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40755997                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40755997                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31663488473                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     16312597                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16312599                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     16514805                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16514807                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3330740                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3330743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3386962                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3386965                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 164469946416                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 164469946416                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 164469946416                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 164469946416                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     19643337                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19643342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     19901767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19901772                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.169561                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.169561                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.170184                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.170184                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 49379.401099                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49379.356623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48559.725918                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48559.682907                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          783                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.684211                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.300000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1063340                       # number of writebacks
system.cpu3.dcache.writebacks::total          1063340                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2299056                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2299056                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2299056                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2299056                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1031684                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1031684                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1064074                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1064074                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  71466916875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71466916875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  75240080268                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  75240080268                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.052521                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052521                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.053466                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053466                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 69272.099669                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 69272.099669                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 70709.443392                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 70709.443392                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1063340                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     12352455                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12352457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3073276                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3073279                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 147097438983                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 147097438983                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     15425731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15425736                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.199230                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.199231                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47863.400158                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47863.353436                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2299027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2299027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       774249                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       774249                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  54180709389                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  54180709389                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050192                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050192                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 69978.404091                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69978.404091                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      3960142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3960142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       257464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       257464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17372507433                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17372507433                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4217606                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4217606                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.061045                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061045                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 67475.481749                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67475.481749                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       257435                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       257435                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17286207486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17286207486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.061038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 67147.852802                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67147.852802                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       202208                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       202208                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        56222                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        56222                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       258430                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       258430                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.217552                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.217552                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        32390                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        32390                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3773163393                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3773163393                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125334                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125334                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 116491.614480                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 116491.614480                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.559407                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17578887                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1063852                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.523809                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158487062                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044900                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.514507                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000088                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999052                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999139                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        160278028                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       160278028                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      4995137                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4995155                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      4995137                       # number of overall hits
system.cpu3.icache.overall_hits::total        4995155                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          534                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           536                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          534                       # number of overall misses
system.cpu3.icache.overall_misses::total          536                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     51226722                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51226722                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     51226722                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51226722                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      4995671                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4995691                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      4995671                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4995691                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000107                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000107                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 95930.191011                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95572.242537                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 95930.191011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95572.242537                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu3.icache.writebacks::total                9                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           66                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          468                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          468                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     45985302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45985302                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     45985302                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45985302                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98259.192308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 98259.192308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98259.192308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 98259.192308                       # average overall mshr miss latency
system.cpu3.icache.replacements                     9                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      4995137                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4995155                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          534                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          536                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     51226722                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51226722                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      4995671                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4995691                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 95930.191011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95572.242537                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          468                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     45985302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45985302                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 98259.192308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 98259.192308                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          255.343622                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4995625                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              470                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10628.989362                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   253.343622                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.494812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.498718                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         39965998                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        39965998                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         807112                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       609321                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1474163                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        257211                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       257210                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       807112                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3191495                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3192444                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        30656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    136140288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           136170944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1020135                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               65288640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2084683                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001344                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036631                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2081882     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2801      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2084683                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1416778470                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         467532                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1062860076                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        42406                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          42407                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        42406                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         42407                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1021444                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1021916                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1021444                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1021916                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     45662292                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  74262582747                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  74308245039                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     45662292                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  74262582747                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  74308245039                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          468                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1063850                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1064323                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          468                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1063850                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1064323                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.960139                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.960156                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.960139                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.960156                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 97777.927195                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 72703.528286                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 72714.631182                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 97777.927195                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 72703.528286                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 72714.631182                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1020135                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1020135                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1021444                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1021911                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1021444                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1021911                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     45506781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  73922442228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  73967949009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     45506781                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  73922442228                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  73967949009                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.960139                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.960151                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.960139                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.960151                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97444.927195                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 72370.528612                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 72381.987286                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97444.927195                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 72370.528612                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 72381.987286                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1020135                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       285340                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       285340                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       285340                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       285340                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       778003                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       778003                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       778003                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       778003                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          220                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          220                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          225                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          225                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.022222                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.022222                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.022222                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       254103                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       254103                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  17076808431                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  17076808431                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       257211                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       257211                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.987917                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.987917                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 67204.277128                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 67204.277128                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       254103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       254103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16992192465                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16992192465                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.987917                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.987917                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 66871.278438                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 66871.278438                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        39298                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39299                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       767341                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       767813                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     45662292                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  57185774316                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  57231436608                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          468                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       806639                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       807112                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951282                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951309                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 97777.927195                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 74524.591174                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 74538.249037                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       767341                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       767808                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     45506781                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  56930249763                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  56975756544                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951282                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951303                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 97444.927195                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74191.591174                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74205.734434                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4072.865027                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2127890                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1024231                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.077549                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    11.202698                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018625                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.024311                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.619928                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4058.999466                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002735                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000640                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.990967                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994352                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1129                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2841                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        35070487                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       35070487                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31663488473                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1708117                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        737756                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1503055                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            893984                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             372792                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            372791                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1708119                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       117526                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2694841                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       351752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3061190                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6225309                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4920384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    114889728                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     14917824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    130512896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                265240832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1071315                       # Total snoops (count)
system.l3bus.snoopTraffic                    11349184                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3152870                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3152870    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3152870                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2067955898                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            27205340                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           599696500                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            79418641                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           682177032                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          222                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         1417                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       537947                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        13321                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       375189                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              928097                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          222                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         1417                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       537947                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        13321                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       375189                       # number of overall hits
system.l3cache.overall_hits::total             928097                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          844                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        38155                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       361654                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       105203                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       646255                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1152814                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          844                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        38155                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       361654                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       105203                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       646255                       # number of overall misses
system.l3cache.overall_misses::total          1152814                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     91013895                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   5005388595                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7396263                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  41032125614                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11707281                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11933360988                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     43637652                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  64563623962                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 122688254250                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     91013895                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   5005388595                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7396263                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  41032125614                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11707281                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11933360988                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     43637652                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  64563623962                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 122688254250                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1066                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        39572                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       899601                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       118524                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          467                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1021444                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2080911                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1066                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        39572                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       899601                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       118524                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          467                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1021444                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2080911                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.791745                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.964192                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.402016                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887609                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.632688                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.553995                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.791745                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.964192                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.402016                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887609                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.632688                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.553995                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 107836.368483                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 131185.653125                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 94823.884615                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 113456.855486                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90754.116279                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 113431.755634                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 93442.509636                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 99904.254454                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 106425.021079                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 107836.368483                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 131185.653125                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 94823.884615                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 113456.855486                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90754.116279                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 113431.755634                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 93442.509636                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 99904.254454                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 106425.021079                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         177331                       # number of writebacks
system.l3cache.writebacks::total               177331                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          844                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        38155                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       361654                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       105203                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       646255                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1152785                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          844                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        38155                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       361654                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       105203                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       646255                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1152785                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     85392855                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   4751289615                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6876783                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  38623509974                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10848141                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  11232709008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     40527432                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  60259565662                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 115010719470                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     85392855                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   4751289615                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6876783                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  38623509974                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10848141                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  11232709008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     40527432                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  60259565662                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 115010719470                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.791745                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.964192                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.402016                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887609                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.632688                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.553981                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.791745                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.964192                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.402016                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887609                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.632688                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.553981                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101176.368483                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 124526.002228                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88163.884615                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 106796.855486                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84094.116279                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 106771.755634                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 86782.509636                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93244.254454                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 99767.709911                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101176.368483                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 124526.002228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88163.884615                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 106796.855486                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84094.116279                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 106771.755634                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 86782.509636                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93244.254454                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 99767.709911                       # average overall mshr miss latency
system.l3cache.replacements                   1071315                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       560425                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       560425                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       560425                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       560425                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1503055                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1503055                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1503055                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1503055                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          548                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       116502                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          191                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data        98948                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           216189                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1235                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          138                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           72                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       155155                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         156603                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    130812057                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     15330987                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      8817507                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  14585672719                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14740633270                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1783                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       116640                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       254103                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       372792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.692653                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001183                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.273764                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.610599                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.420081                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 105920.693927                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 111094.108696                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 122465.375000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 94007.107209                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94127.400305                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1235                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          138                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           72                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       155155                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       156600                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    122586957                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     14411907                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8337987                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13552340419                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13697677270                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.692653                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001183                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.273764                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.610599                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.420073                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 99260.693927                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 104434.108696                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 115805.375000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 87347.107209                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 87469.203512                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          222                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data          869                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       421445                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        13130                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       276241                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       711908                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          844                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        36920                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       361516                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       105131                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       491100                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       996211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     91013895                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4874576538                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7396263                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  41016794627                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11707281                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11924543481                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43637652                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  49977951243                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 107947620980                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1066                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        37789                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       782961                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       118261                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       767341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1708119                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.791745                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.977004                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.461729                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.888974                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.640002                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.583221                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 107836.368483                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 132030.783803                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94823.884615                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 113457.757408                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90754.116279                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 113425.568871                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93442.509636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 101767.361521                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 108358.190163                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          844                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36920                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       361516                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       105131                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       491100                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       996185                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     85392855                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4628702658                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6876783                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38609098067                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10848141                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11224371021                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40527432                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  46707225243                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 101313042200                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.791745                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.977004                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.461729                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.888974                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.640002                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.583206                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 101176.368483                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 125371.144583                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88163.884615                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 106797.757408                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84094.116279                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 106765.568871                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 86782.509636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95107.361521                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 101701.031636                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60688.079437                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2991582                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2063476                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.449778                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945363634043                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60688.079437                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.926027                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.926027                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64059                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2204                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        38172                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        23404                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.977463                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             68373812                       # Number of tag accesses
system.l3cache.tags.data_accesses            68373812                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    177331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     38148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    361654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    105153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    646240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001121483078                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11067                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11067                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2182974                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             168361                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1152785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     177331                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1152785                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   177331                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1152785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               177331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  301705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  262836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  220057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  159940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   30705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  12838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.156501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.860267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    625.031487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11063     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11067                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.233056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10970     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.27%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      0.38%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11067                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                73778240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11349184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2330.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    358.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31663397574                       # Total gap between requests
system.mem_ctrls.avgGap                      23804.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        54016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2441472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23145856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6729792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     41359360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11345984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1705939.097224533092                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 77106830.190665274858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 157657.878653452120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 730994903.160712480545                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 260741.876234555413                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 212541011.718544214964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 943926.017066181288                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1306215737.192396163940                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 358330081.866187751293                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          844                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        38155                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       361654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       105203                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       646255                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       177331                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     53763331                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3319937566                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3954297                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  25061833780                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6012900                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   7289212318                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     23020647                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  36038662218                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1707545305511                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     63700.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     87011.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     50696.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     69297.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46611.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     69287.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49294.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     55765.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9629141.58                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           513800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7798                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    18246                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  64064                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        54016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2441792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23145856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6732992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     41360320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      73779968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        97792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11349184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11349184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          844                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        38153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       361654                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       105203                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       646255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1152812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       177331                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        177331                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1705939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     77116936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       157658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    730994903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       260742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    212642074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       943926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1306246056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2330126851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1705939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       157658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       260742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       943926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3088477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    358431145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       358431145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    358431145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1705939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     77116936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       157658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    730994903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       260742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    212642074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       943926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1306246056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2688557996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1152713                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              177281                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        34906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        36838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        36205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        34527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        38773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        34983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        38564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        33291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        34292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        39815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        37097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        36849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        36418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        37585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        34758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        37693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        35162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        35264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        36897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        38689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        37248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        33048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        37076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        32902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5768                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             51633141261                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3840839716                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        71796397057                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                44792.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           62284.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              797449                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18656                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       513872                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   165.641000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.743712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.115274                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       365162     71.06%     71.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64527     12.56%     83.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20426      3.97%     87.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14668      2.85%     90.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10281      2.00%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8106      1.58%     94.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6136      1.19%     95.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4564      0.89%     96.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20002      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       513872                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              73773632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11345984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2329.926747                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              358.330082                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1602692346.527997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2130688439.577626                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4848671851.161584                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  666309929.375974                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11288056906.424498                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26693379175.680527                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 159710522.227198                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  47389509170.976151                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1496.660554                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1441138                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2851800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28810247335                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             996209                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       177331                       # Transaction distribution
system.membus.trans_dist::CleanEvict           893984                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156603                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156603                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         996211                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3376941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3376941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3376941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     85129152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     85129152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                85129152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1152814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1152814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1152814                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           976830511                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2106817842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       33460388                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     23099854                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1620268                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     17766510                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       17190228                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.756358                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        4131965                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1242                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        13411                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        12405                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         1006                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          769                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     98812480                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1487727                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     81587823                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.519015                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.827148                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     26403448     32.36%     32.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     16167881     19.82%     52.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8837936     10.83%     63.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8157874     10.00%     73.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4473730      5.48%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2169204      2.66%     81.15% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1643380      2.01%     83.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1272571      1.56%     84.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     12461799     15.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     81587823                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126934861                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     205520984                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           46803315                       # Number of memory references committed
system.switch_cpus0.commit.loads             31782432                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          18760045                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            254760                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          204811004                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2465128                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       458518      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    156146830     75.98%     76.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1684392      0.82%     77.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       427929      0.21%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     31655052     15.40%     92.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     14893503      7.25%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       127380      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       127380      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    205520984                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     12461799                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         9119776                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     38492480                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         34722938                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11046907                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1535442                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     15702928                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       136104                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     328642533                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       636969                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           40690219                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           18124911                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27877                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  779                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2755346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             223313403                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           33460388                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21334598                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             90494185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3335974                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         33469477                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        39282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     94917554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.800831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.367720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        32709542     34.46%     34.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4492193      4.73%     39.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4380325      4.61%     43.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4050930      4.27%     48.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4516056      4.76%     52.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         9102488      9.59%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4988552      5.26%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3567818      3.76%     71.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27109650     28.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     94917554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351898                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.348552                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           33469483                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6594887                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       15253230                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        22734                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        55690                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6812585                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2599                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31663498473                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1535442                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13632077                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22514868                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         41031827                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     16203329                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     319753032                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       367975                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12743105                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        807815                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        240836                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    412141156                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          816647587                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       519341885                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           171768                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    265301822                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       146839122                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         41818493                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               373459488                       # The number of ROB reads
system.switch_cpus0.rob.writes              622038964                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126934861                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          205520984                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35048798                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23282222                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1390465                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12177397                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       12160155                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.858410                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4868978                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4572408                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4525750                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        46658                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         9816                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     86628313                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1390430                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     82848683                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.272309                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.486431                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     57365661     69.24%     69.24% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7187437      8.68%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3102557      3.74%     81.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      3296696      3.98%     85.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2070945      2.50%     88.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       907693      1.10%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       521691      0.63%     89.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       993923      1.20%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7402080      8.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     82848683                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     61192027                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     105409131                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           26827184                       # Number of memory references committed
system.switch_cpus1.commit.loads             20976568                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15760674                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          105283928                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2038159                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        64334      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     77955862     73.96%     74.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       135570      0.13%     74.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       426181      0.40%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20976568     19.90%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5850616      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    105409131                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7402080                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4363014                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     56955835                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         28488336                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3872136                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1393826                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11312892                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     212918180                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           33120451                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8728090                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               371911                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                68085                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1153948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             132155619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35048798                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21554883                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             92525339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2787722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         26116243                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           80                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     95073148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.407354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.149165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        52827668     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3444249      3.62%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2995482      3.15%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5364835      5.64%     67.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5124976      5.39%     73.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2926025      3.08%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2798115      2.94%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5308090      5.58%     84.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14283708     15.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     95073148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368603                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.389860                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           26116243                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5506542                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       17048117                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        99553                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3974                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3990315                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          477                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31663498473                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1393826                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6111149                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       46715162                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         30167807                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10685203                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     205547877                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       748587                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4560492                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7384832                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         42674                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    214580345                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          549657842                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       306999279                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    111139706                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       103440522                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10884867                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               267484047                       # The number of ROB reads
system.switch_cpus1.rob.writes              396372090                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         61192027                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          105409131                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148550                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927104                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149715                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775458                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775172                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989695                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111759                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          312                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5997173                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149696                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     94221698                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.153743                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.410375                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     33779416     35.85%     35.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15298315     16.24%     52.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5967533      6.33%     58.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5511653      5.85%     64.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1418872      1.51%     65.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1023401      1.09%     66.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2772792      2.94%     69.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644298      1.75%     71.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26805418     28.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     94221698                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus2.commit.loads             74300017                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26805418                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5455280                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     50595641                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27936226                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10924248                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153432                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689813                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           20                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305769795                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           86                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734450                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23617975                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       119820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259235518                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148550                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887051                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             94791574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20651664                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           58                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     95064845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.250397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.562054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        46497459     48.91%     48.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2276075      2.39%     51.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2434328      2.56%     53.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1448216      1.52%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7051108      7.42%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1066772      1.12%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3382914      3.56%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3590495      3.78%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27317478     28.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     95064845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.033113                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.726340                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20651664                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3706176                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1046889                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4123                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151479                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31663498473                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153432                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10480921                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       20186725                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33753135                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     30490614                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304772978                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       745882                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8614722                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      18591512                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         84415                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331543664                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878986320                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317201074                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409399823                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9386510                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57425368                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               370564468                       # The number of ROB reads
system.switch_cpus2.rob.writes              607145408                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3360904                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3357593                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6911                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1606096                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1605678                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.973974                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          326                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          100                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       157291                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6808                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     95001423                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.845982                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.299390                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     80729429     84.98%     84.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1964887      2.07%     87.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1569114      1.65%     88.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1149719      1.21%     89.91% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       590334      0.62%     90.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       640266      0.67%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       226756      0.24%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       153371      0.16%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      7977547      8.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     95001423                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     57124437                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      80369447                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           21091020                       # Number of memory references committed
system.switch_cpus3.commit.loads             16873382                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3337127                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          51641455                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           48559221                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2042      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     31025424     38.60%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3480      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           79      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       344008      0.43%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     39.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     11156058     13.88%     52.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1744664      2.17%     55.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       340439      0.42%     55.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14182582     17.65%     73.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       479189      0.60%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1226510      1.53%     75.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        30546      0.04%     75.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     15646872     19.47%     94.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4187092      5.21%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     80369447                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      7977547                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1047068                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83189617                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          8486134                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2294193                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7260                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1597603                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          104                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      80637369                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          493                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           16903423                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4218515                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38410                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 8583                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        48276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              57458809                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3360904                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1605944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             94968664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          14726                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          4995671                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     95024303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.850545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.318028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        81879040     86.17%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1201531      1.26%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          593948      0.63%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1027539      1.08%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          867955      0.91%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          489617      0.52%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          472296      0.50%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1342338      1.41%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7150039      7.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     95024303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.035346                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.604285                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            4995671                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976821982871                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1219214                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          42561                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          6889                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31663498473                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7260                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2056066                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40117937                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          9698038                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     43144971                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      80587026                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       206582                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4247083                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2995917                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      36102736                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     95687703                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          217698500                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        69514531                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         93686667                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     95397589                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          290114                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13160428                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               167550614                       # The number of ROB reads
system.switch_cpus3.rob.writes              161076386                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         57124437                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           80369447                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
