
*** Running vivado
    with args -log CSSTE_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSSTE_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CSSTE_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/panic/new/lab5/05_03/naive_pipeline_full/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV2017/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'c:/panic/new/lab5/05_03/naive_pipeline_full/IP/VGA/VGA.srcs/sources_1' will take precedence over the same IP in location c:/panic/new/lab5/05_03/naive_pipeline_full/IP/VGA/VGA.srcs/sources_1/imports/Framework
Command: synth_design -top CSSTE_wrapper -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 421.211 ; gain = 102.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CSSTE_wrapper' [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'CSSTE' [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/synth/CSSTE.v:13]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_0/synth/CSSTE_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_0' (2#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_0/synth/CSSTE_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_BTN_OK0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_BTN_OK0_0/synth/CSSTE_BTN_OK0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (2#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_BTN_OK0_0' (3#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_BTN_OK0_0/synth/CSSTE_BTN_OK0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_4' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_4/synth/CSSTE_xlslice_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (3#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_4' (4#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_4/synth/CSSTE_xlslice_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_1/synth/CSSTE_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (4#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_1' (5#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_1/synth/CSSTE_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_2' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_2/synth/CSSTE_xlslice_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 8 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (5#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_2' (6#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_2/synth/CSSTE_xlslice_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_pipeline_CPU_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_pipeline_CPU_0_0/synth/CSSTE_pipeline_CPU_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pipeline_CPU' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/pipeline_CPU.v:11]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/instruction_fetch.v:2]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (7#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/instruction_fetch.v:2]
INFO: [Synth 8-638] synthesizing module 'IF_reg_ID' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/IF_reg_ID.v:3]
INFO: [Synth 8-256] done synthesizing module 'IF_reg_ID' (8#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/IF_reg_ID.v:3]
INFO: [Synth 8-638] synthesizing module 'instruction_decoder' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/instruction_decoder.v:5]
INFO: [Synth 8-638] synthesizing module 'registers' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/registers.v:3]
INFO: [Synth 8-256] done synthesizing module 'registers' (9#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/registers.v:3]
INFO: [Synth 8-638] synthesizing module 'controller' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:116]
INFO: [Synth 8-256] done synthesizing module 'controller' (10#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:3]
INFO: [Synth 8-638] synthesizing module 'immediate_generator' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/immediate_generator.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/immediate_generator.v:12]
INFO: [Synth 8-256] done synthesizing module 'immediate_generator' (11#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/immediate_generator.v:5]
INFO: [Synth 8-256] done synthesizing module 'instruction_decoder' (12#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/instruction_decoder.v:5]
INFO: [Synth 8-638] synthesizing module 'ID_reg_EXE' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/ID_reg_EXE.v:3]
WARNING: [Synth 8-5788] Register out_rs2_address_reg in module ID_reg_EXE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/ID_reg_EXE.v:63]
INFO: [Synth 8-256] done synthesizing module 'ID_reg_EXE' (13#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/ID_reg_EXE.v:3]
INFO: [Synth 8-638] synthesizing module 'execution' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:2]
INFO: [Synth 8-638] synthesizing module 'ALU' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:46]
INFO: [Synth 8-226] default block is never used [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:46]
INFO: [Synth 8-256] done synthesizing module 'execution' (15#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:2]
INFO: [Synth 8-638] synthesizing module 'EXE_reg_MEM' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/EXE_reg_MEM.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXE_reg_MEM' (16#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/EXE_reg_MEM.v:3]
INFO: [Synth 8-638] synthesizing module 'memory_access' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/memory_access.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/memory_access.v:12]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (17#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/memory_access.v:3]
INFO: [Synth 8-638] synthesizing module 'MEM_reg_WB' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/MEM_reg_WB.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEM_reg_WB' (18#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/MEM_reg_WB.v:3]
INFO: [Synth 8-638] synthesizing module 'write_back' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/write_back.v:3]
INFO: [Synth 8-256] done synthesizing module 'write_back' (19#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/write_back.v:3]
WARNING: [Synth 8-5788] Register goddamn_seven_counter_reg in module pipeline_CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/pipeline_CPU.v:78]
WARNING: [Synth 8-3848] Net is_lui_EXE in module/entity pipeline_CPU does not have driver. [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/pipeline_CPU.v:42]
INFO: [Synth 8-256] done synthesizing module 'pipeline_CPU' (20#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/pipeline_CPU.v:11]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_pipeline_CPU_0_0' (21#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_pipeline_CPU_0_0/synth/CSSTE_pipeline_CPU_0_0.v:57]
WARNING: [Synth 8-350] instance 'U1' of module 'CSSTE_pipeline_CPU_0_0' requires 40 connections, but only 38 given [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/synth/CSSTE.v:176]
INFO: [Synth 8-638] synthesizing module 'CSSTE_Counter_x_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Counter_x_0_0/synth/CSSTE_Counter_x_0_0.v:92]
INFO: [Synth 8-638] synthesizing module 'Counter_x' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Counter_x_0_0/synth/CSSTE_Counter_x_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_Counter_x_0_0' (22#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Counter_x_0_0/synth/CSSTE_Counter_x_0_0.v:92]
INFO: [Synth 8-638] synthesizing module 'CSSTE_VGA_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_VGA_0_0/synth/CSSTE_VGA_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'VGA' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:4]
INFO: [Synth 8-638] synthesizing module 'VgaController' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaController.v:1]
	Parameter HS_1 bound to: 96 - type: integer 
	Parameter VS_1 bound to: 2 - type: integer 
	Parameter HS_2 bound to: 157 - type: integer 
	Parameter VS_2 bound to: 57 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VgaController' (23#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaController.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDisplay' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:14]
INFO: [Synth 8-3876] $readmem data file 'C://panic//new//lab5//05_04//pipeline_stall//IP//VGA//vga_debugger.mem' is read successfully [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:15]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:24]
INFO: [Synth 8-3876] $readmem data file 'C://panic//new//lab5//05_04//pipeline_stall//IP//VGA//font_8x16.mem' is read successfully [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:25]
INFO: [Synth 8-256] done synthesizing module 'VgaDisplay' (24#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-638] synthesizing module 'VgaDebugger' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDebugger.v:31]
INFO: [Synth 8-638] synthesizing module 'Hex2Ascii' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'Hex2Ascii' (25#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-256] done synthesizing module 'VgaDebugger' (26#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VgaDebugger.v:31]
WARNING: [Synth 8-689] width (3) of port connection 'IdEx_alu_ctrl' does not match port width (4) of module 'VgaDebugger' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:124]
INFO: [Synth 8-256] done synthesizing module 'VGA' (27#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:4]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_VGA_0_0' (28#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_VGA_0_0/synth/CSSTE_VGA_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_dist_mem_gen_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/synth/CSSTE_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: CSSTE_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/synth/CSSTE_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_dist_mem_gen_0_0' (32#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/synth/CSSTE_dist_mem_gen_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CSSTE_RAM_B_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/synth/CSSTE_RAM_B_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/synth/RAM.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: RAM.mif - type: string 
	Parameter C_INIT_FILE bound to: RAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/synth/RAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'RAM' (41#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/synth/RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'RAM_B' (42#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v:23]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_RAM_B_0_0' (43#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/synth/CSSTE_RAM_B_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_MIO_BUS_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIO_BUS_0_0/synth/CSSTE_MIO_BUS_0_0.v:110]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIO_BUS_0_0/synth/CSSTE_MIO_BUS_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_MIO_BUS_0_0' (44#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIO_BUS_0_0/synth/CSSTE_MIO_BUS_0_0.v:110]
INFO: [Synth 8-638] synthesizing module 'CSSTE_Multi_8CH32_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Multi_8CH32_0_0/synth/CSSTE_Multi_8CH32_0_0.v:102]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Multi_8CH32_0_0/synth/CSSTE_Multi_8CH32_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_Multi_8CH32_0_0' (45#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Multi_8CH32_0_0/synth/CSSTE_Multi_8CH32_0_0.v:102]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SSeg7_Dev_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/synth/CSSTE_SSeg7_Dev_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/SSeg7_Dev.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_64' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/MUX2T1_64.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_64' (46#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/MUX2T1_64.v:23]
INFO: [Synth 8-638] synthesizing module 'P2S' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/P2S.v:23]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_TRAN bound to: 1 - type: integer 
	Parameter S_CLKN bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/P2S.v:63]
WARNING: [Synth 8-5788] Register buffer_reg in module P2S is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/P2S.v:51]
INFO: [Synth 8-256] done synthesizing module 'P2S' (47#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/P2S.v:23]
INFO: [Synth 8-638] synthesizing module 'HexTo8SEG' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'Hex2Seg' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/HexTo8SEG.v:43]
INFO: [Synth 8-638] synthesizing module 'MC14495_ZJU' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/MC14495_ZJU.v:23]
INFO: [Synth 8-638] synthesizing module 'INV' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-256] done synthesizing module 'INV' (48#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22577]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (49#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'OR4' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-256] done synthesizing module 'OR4' (50#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30939]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (51#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'OR3' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-256] done synthesizing module 'OR3' (52#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30891]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (53#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'OR2' [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'OR2' (54#1) [C:/XilinxV2017/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30845]
INFO: [Synth 8-256] done synthesizing module 'MC14495_ZJU' (55#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/MC14495_ZJU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Hex2Seg' (56#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/HexTo8SEG.v:43]
INFO: [Synth 8-256] done synthesizing module 'HexTo8SEG' (57#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/HexTo8SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'SSeg_map' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg_map' (58#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/SSeg_map.v:23]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev' (59#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/67de/SSeg7_Dev.v:23]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SSeg7_Dev_0_0' (60#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/synth/CSSTE_SSeg7_Dev_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SPIO_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SPIO_0_0/synth/CSSTE_SPIO_0_0.v:94]
INFO: [Synth 8-638] synthesizing module 'SPIO' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SPIO_0_0/synth/CSSTE_SPIO_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SPIO_0_0' (61#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SPIO_0_0/synth/CSSTE_SPIO_0_0.v:94]
WARNING: [Synth 8-350] instance 'U7' of module 'CSSTE_SPIO_0_0' requires 12 connections, but only 11 given [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/synth/CSSTE.v:334]
INFO: [Synth 8-638] synthesizing module 'CSSTE_clk_div_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_clk_div_0_0/synth/CSSTE_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_div' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/d063/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (62#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/d063/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_clk_div_0_0' (63#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_clk_div_0_0/synth/CSSTE_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SAnti_jitter_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SAnti_jitter_0_0/synth/CSSTE_SAnti_jitter_0_0.v:96]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SAnti_jitter_0_0/synth/CSSTE_SAnti_jitter_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SAnti_jitter_0_0' (64#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SAnti_jitter_0_0/synth/CSSTE_SAnti_jitter_0_0.v:96]
WARNING: [Synth 8-350] instance 'U9' of module 'CSSTE_SAnti_jitter_0_0' requires 13 connections, but only 8 given [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/synth/CSSTE.v:354]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlconstant_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconstant_0_0/synth/CSSTE_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (65#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlconstant_0_0' (66#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconstant_0_0/synth/CSSTE_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_div20_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_div20_0/synth/CSSTE_div20_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (66#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_div20_0' (67#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_div20_0/synth/CSSTE_div20_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SW8_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_0/synth/CSSTE_SW8_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (67#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SW8_0' (68#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_0/synth/CSSTE_SW8_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_3' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_3/synth/CSSTE_xlslice_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 20 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (68#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_3' (69#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_3/synth/CSSTE_xlslice_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_7' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_7/synth/CSSTE_xlslice_0_7.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' (69#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_7' (70#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_7/synth/CSSTE_xlslice_0_7.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SW8_2' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_2/synth/CSSTE_SW8_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' (70#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SW8_2' (71#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_2/synth/CSSTE_SW8_2.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_SW8_1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_1/synth/CSSTE_SW8_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' (71#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_SW8_1' (72#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SW8_1/synth/CSSTE_SW8_1.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_6' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_6/synth/CSSTE_xlslice_0_6.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' (72#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_6' (73#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_6/synth/CSSTE_xlslice_0_6.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlslice_0_5' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_5/synth/CSSTE_xlslice_0_5.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' (73#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlslice_0_5' (74#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlslice_0_5/synth/CSSTE_xlslice_0_5.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_util_vector_logic_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/synth/CSSTE_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (75#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_util_vector_logic_0_0' (76#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/synth/CSSTE_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_util_vector_logic_0_1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/synth/CSSTE_util_vector_logic_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_util_vector_logic_0_1' (77#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/synth/CSSTE_util_vector_logic_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlconcat_0_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconcat_0_0/synth/CSSTE_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (78#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlconcat_0_0' (79#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconcat_0_0/synth/CSSTE_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlconcat_1_0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconcat_1_0/synth/CSSTE_xlconcat_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 30 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (79#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlconcat_1_0' (80#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconcat_1_0/synth/CSSTE_xlconcat_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'CSSTE_xlconstant_0_1' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconstant_0_1/synth/CSSTE_xlconstant_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CONST_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (80#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_xlconstant_0_1' (81#1) [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_xlconstant_0_1/synth/CSSTE_xlconstant_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'CSSTE' (82#1) [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/synth/CSSTE.v:13]
INFO: [Synth 8-256] done synthesizing module 'CSSTE_wrapper' (83#1) [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized11 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized10 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized9 has unconnected port Din[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 701.230 ; gain = 382.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IfId_valid to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_valid to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_mem_ren to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_is_auipc to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_cmp_ctrl[2] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_cmp_ctrl[1] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_cmp_ctrl[0] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:ExMa_valid to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:ExMa_mem_ren to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:MaWb_valid to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[31] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[30] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[29] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[28] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[27] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[26] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[25] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[24] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[23] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[22] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[21] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[20] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[19] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[18] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[17] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[16] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[15] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[14] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[13] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[12] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[11] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[10] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[9] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[8] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[7] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[6] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[5] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[4] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[3] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[2] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[1] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:x0[0] to constant 0 [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 701.230 ; gain = 382.227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/constrs_1/imports/CO/Org-Sword.xdc]
Finished Parsing XDC File [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/constrs_1/imports/CO/Org-Sword.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/constrs_1/imports/CO/Org-Sword.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CSSTE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CSSTE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/panic/new/lab5/05_03/naive_pipeline_full/naive_pipeline_full.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/panic/new/lab5/05_03/naive_pipeline_full/naive_pipeline_full.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 861.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 861.090 ; gain = 542.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 861.090 ; gain = 542.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CSSTE_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/BTN_OK0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/PC11_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/PC31_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/SW2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/SW8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U3/inst/RAM_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/U9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/b2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/div9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/sw0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/sw7_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CSSTE_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 861.090 ; gain = 542.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALU_B_option" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mem_to_regs_option" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "is_write_mem_future" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "is_write_regs_future" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "is_use_rs1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "is_use_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "branch_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_option" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/execution.v:57]
INFO: [Synth 8-5545] ROM "is_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "is_branch_EXE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_jal_EXE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_jalr_EXE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_jal_MEM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_jalr_MEM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "fonts_data" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "display_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/d063/sources_1/new/clk_div.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_option_reg' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'branch_type_reg' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/controller.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'immediate_reg' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/immediate_generator.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'branch_condition_reg' [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/768c/memory_access.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 861.090 ; gain = 542.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	 416 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 49    
	   9 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	 416 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module IF_reg_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module immediate_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module ID_reg_EXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module execution 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module EXE_reg_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module memory_access 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MEM_reg_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module write_back 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module pipeline_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module VgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VgaDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module VgaDebugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	 416 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	 416 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX2T1_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module P2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "inst/instruction_decoder/controller/instruction_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "inst/instruction_decoder/controller/ALU_B_option" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "inst/instruction_decoder/controller/mem_to_regs_option" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inst/instruction_decoder/controller/is_write_mem_future" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "inst/instruction_decoder/controller/is_write_regs_future" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "inst/execution/ALU/is_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/vga_controller/v_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "inst/vga_debugger/display_wen" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/clkdiv_reg was removed.  [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/d063/sources_1/new/clk_div.v:33]
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/vga_display/display_data_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/vga_display/display_data_reg,trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_pc_4_reg[0]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_pc_4_reg[0]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs2_address_reg[0]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[20]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs2_address_reg[1]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[21]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs2_address_reg[2]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[22]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs2_address_reg[3]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[23]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs2_address_reg[4]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[24]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs1_address_reg[0]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[15]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs1_address_reg[1]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[16]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs1_address_reg[2]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[17]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs1_address_reg[3]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[18]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rs1_address_reg[4]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[19]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rd_address_reg[0]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rd_address_reg[1]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[8]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rd_address_reg[2]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[9]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rd_address_reg[3]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[10]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/ID_reg_EXE/out_rd_address_reg[4]' (FDC) to 'CSSTE_i/U1/inst/ID_reg_EXE/out_instruction_reg[11]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_rd_address_reg[0]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_rd_address_reg[1]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_instruction_reg[8]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_rd_address_reg[2]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_instruction_reg[9]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_rd_address_reg[3]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_instruction_reg[10]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/EXE_reg_MEM/out_rd_address_reg[4]' (FDC) to 'CSSTE_i/U1/inst/EXE_reg_MEM/out_instruction_reg[11]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_instruction_reg[7]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_rd_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_instruction_reg[8]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_rd_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_instruction_reg[9]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_rd_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_instruction_reg[10]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_rd_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'CSSTE_i/U1/inst/MEM_reg_WB/out_instruction_reg[11]' (FDC) to 'CSSTE_i/U1/inst/MEM_reg_WB/out_rd_address_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 861.090 ; gain = 542.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|VgaDisplay           | p_0_out                                                | 4096x8        | LUT            | 
|rom                  | rom[1023]                                              | 1024x31       | LUT            | 
|CSSTE_VGA_0_0        | p_0_out                                                | 4096x8        | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x31       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives                     | 
+------------+-----------------------------------+-----------+----------------------+--------------------------------+
|CSSTE_i/U11 | inst/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128   | 
+------------+-----------------------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:23 . Memory (MB): peak = 933.945 ; gain = 614.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 935.887 ; gain = 616.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives                     | 
+------------+-----------------------------------+-----------+----------------------+--------------------------------+
|CSSTE_i/U11 | inst/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64X1D x 128  RAM64M x 128   | 
+------------+-----------------------------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:27 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Counter_x     |         1|
|2     |MIO_BUS       |         1|
|3     |Multi_8CH32   |         1|
|4     |SPIO          |         1|
|5     |SAnti_jitter  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |Counter_x_bbox_0    |     1|
|2     |MIO_BUS_bbox_1      |     1|
|3     |Multi_8CH32_bbox_2  |     1|
|4     |SAnti_jitter_bbox_4 |     1|
|5     |SPIO_bbox_3         |     1|
|6     |AND2                |     8|
|7     |AND3                |    88|
|8     |AND4                |    72|
|9     |BUFG                |     3|
|10    |CARRY4              |    67|
|11    |INV                 |    40|
|12    |LUT1                |    42|
|13    |LUT2                |   139|
|14    |LUT3                |   118|
|15    |LUT4                |   332|
|16    |LUT5                |   572|
|17    |LUT6                |  1974|
|18    |MUXF7               |   668|
|19    |MUXF8               |   129|
|20    |OR2                 |    56|
|21    |OR3                 |    24|
|22    |OR4                 |    32|
|23    |RAM64M              |   128|
|24    |RAM64X1D            |   128|
|25    |RAMB36E1            |     1|
|26    |FDCE                |   771|
|27    |FDPE                |     1|
|28    |FDRE                |  1106|
|29    |FDSE                |     2|
|30    |LD                  |    40|
|31    |IBUF                |    22|
|32    |OBUF                |    22|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------+------+
|      |Instance                                             |Module                        |Cells |
+------+-----------------------------------------------------+------------------------------+------+
|1     |top                                                  |                              |  6851|
|2     |  CSSTE_i                                            |CSSTE                         |  6806|
|3     |    BTN_OK0                                          |CSSTE_xlslice_0_0             |     0|
|4     |    PC11_2                                           |CSSTE_BTN_OK0_0               |     0|
|5     |    PC31_2                                           |CSSTE_xlslice_0_4             |     0|
|6     |    SW2                                              |CSSTE_xlslice_0_1             |     0|
|7     |    SW8                                              |CSSTE_xlslice_0_2             |     0|
|8     |    U1                                               |CSSTE_pipeline_CPU_0_0        |  3335|
|9     |      inst                                           |pipeline_CPU                  |  3333|
|10    |        EXE_reg_MEM                                  |EXE_reg_MEM                   |   234|
|11    |        ID_reg_EXE                                   |ID_reg_EXE                    |   637|
|12    |        IF_reg_ID                                    |IF_reg_ID                     |   126|
|13    |        MEM_reg_WB                                   |MEM_reg_WB                    |   194|
|14    |        execution                                    |execution                     |    28|
|15    |          ALU                                        |ALU                           |    12|
|16    |        instruction_decoder                          |instruction_decoder           |  1893|
|17    |          controller                                 |controller                    |     6|
|18    |          immediate_generator                        |immediate_generator           |    32|
|19    |          registers                                  |registers                     |  1855|
|20    |        instruction_fetch                            |instruction_fetch             |    73|
|21    |        memory_access                                |memory_access                 |     3|
|22    |        write_back                                   |write_back                    |    32|
|23    |    U10                                              |CSSTE_Counter_x_0_0           |    35|
|24    |    U11                                              |CSSTE_VGA_0_0                 |  2661|
|25    |      inst                                           |VGA                           |  2661|
|26    |        vga_controller                               |VgaController                 |   817|
|27    |        vga_debugger                                 |VgaDebugger                   |  1273|
|28    |        vga_display                                  |VgaDisplay                    |   571|
|29    |    U2                                               |CSSTE_dist_mem_gen_0_0        |    16|
|30    |      U0                                             |dist_mem_gen_v8_0_12          |    16|
|31    |        \synth_options.dist_mem_inst                 |dist_mem_gen_v8_0_12_synth    |    16|
|32    |          \gen_rom.rom_inst                          |rom                           |    16|
|33    |    U3                                               |CSSTE_RAM_B_0_0               |     1|
|34    |      inst                                           |RAM_B                         |     1|
|35    |        RAM_B                                        |RAM                           |     1|
|36    |          U0                                         |blk_mem_gen_v8_4_1            |     1|
|37    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|38    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|39    |                \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|40    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|41    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
|42    |    U4                                               |CSSTE_MIO_BUS_0_0             |   110|
|43    |    U5                                               |CSSTE_Multi_8CH32_0_0         |    48|
|44    |    U6                                               |CSSTE_SSeg7_Dev_0_0           |   483|
|45    |      inst                                           |SSeg7_Dev                     |   483|
|46    |        M2                                           |P2S                           |   154|
|47    |        SM1                                          |HexTo8SEG                     |   329|
|48    |          HTS0                                       |Hex2Seg                       |    41|
|49    |            MSEG                                     |MC14495_ZJU_13                |    41|
|50    |          HTS1                                       |Hex2Seg_0                     |    41|
|51    |            MSEG                                     |MC14495_ZJU_12                |    41|
|52    |          HTS2                                       |Hex2Seg_1                     |    41|
|53    |            MSEG                                     |MC14495_ZJU_11                |    41|
|54    |          HTS3                                       |Hex2Seg_2                     |    41|
|55    |            MSEG                                     |MC14495_ZJU_10                |    41|
|56    |          HTS4                                       |Hex2Seg_3                     |    41|
|57    |            MSEG                                     |MC14495_ZJU_9                 |    41|
|58    |          HTS5                                       |Hex2Seg_4                     |    41|
|59    |            MSEG                                     |MC14495_ZJU_8                 |    41|
|60    |          HTS6                                       |Hex2Seg_5                     |    41|
|61    |            MSEG                                     |MC14495_ZJU_7                 |    41|
|62    |          HTS7                                       |Hex2Seg_6                     |    42|
|63    |            MSEG                                     |MC14495_ZJU                   |    42|
|64    |    U7                                               |CSSTE_SPIO_0_0                |    36|
|65    |    U8                                               |CSSTE_clk_div_0_0             |    42|
|66    |      inst                                           |clk_div                       |    42|
|67    |    U9                                               |CSSTE_SAnti_jitter_0_0        |    37|
|68    |    b2_0                                             |CSSTE_xlconstant_0_0          |     0|
|69    |    div1                                             |CSSTE_div20_0                 |     0|
|70    |    div11                                            |CSSTE_SW8_0                   |     0|
|71    |    div20                                            |CSSTE_xlslice_0_3             |     0|
|72    |    div25                                            |CSSTE_xlslice_0_7             |     0|
|73    |    div6                                             |CSSTE_SW8_2                   |     0|
|74    |    div9                                             |CSSTE_SW8_1                   |     0|
|75    |    sw0                                              |CSSTE_xlslice_0_6             |     0|
|76    |    sw7_5                                            |CSSTE_xlslice_0_5             |     0|
|77    |    util_vector_logic_0                              |CSSTE_util_vector_logic_0_0   |     1|
|78    |    util_vector_logic_1                              |CSSTE_util_vector_logic_0_1   |     1|
|79    |    xlconcat_0                                       |CSSTE_xlconcat_0_0            |     0|
|80    |    xlconcat_1                                       |CSSTE_xlconcat_1_0            |     0|
|81    |    xlconstant_0                                     |CSSTE_xlconstant_0_1          |     0|
+------+-----------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 973.102 ; gain = 654.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 627 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:02:20 . Memory (MB): peak = 973.102 ; gain = 494.238
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 973.102 ; gain = 654.098
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Counter_x_0_0/Counter_x.edf]
Finished Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Counter_x_0_0/Counter_x.edf]
Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIO_BUS_0_0/MIO_BUS.edf]
Finished Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIO_BUS_0_0/MIO_BUS.edf]
Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Multi_8CH32_0_0/Multi_8CH32.edf]
Finished Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_Multi_8CH32_0_0/Multi_8CH32.edf]
Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SPIO_0_0/SPIO.edf]
Finished Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SPIO_0_0/SPIO.edf]
Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SAnti_jitter_0_0/SAnti_jitter.edf]
Finished Parsing EDIF File [c:/panic/new/lab5/05_04/pipeline_stall/pipeline_stall.srcs/sources_1/bd/CSSTE/ip/CSSTE_SAnti_jitter_0_0/SAnti_jitter.edf]
INFO: [Netlist 29-17] Analyzing 1593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 616 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  LD => LDCE: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
298 Infos, 158 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 982.234 ; gain = 674.703
INFO: [Common 17-1381] The checkpoint 'C:/panic/new/lab5/05_03/naive_pipeline_full/naive_pipeline_full.runs/synth_1/CSSTE_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_wrapper_utilization_synth.rpt -pb CSSTE_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 982.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 20:20:01 2021...
