# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name layer3_out_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_0_val \
    op interface \
    ports { layer3_out_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name layer3_out_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_2_val \
    op interface \
    ports { layer3_out_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name layer3_out_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_4_val \
    op interface \
    ports { layer3_out_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name layer3_out_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_5_val \
    op interface \
    ports { layer3_out_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name layer3_out_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_7_val \
    op interface \
    ports { layer3_out_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name layer3_out_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_8_val \
    op interface \
    ports { layer3_out_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name layer3_out_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_9_val \
    op interface \
    ports { layer3_out_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name layer3_out_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_10_val \
    op interface \
    ports { layer3_out_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name layer3_out_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_12_val \
    op interface \
    ports { layer3_out_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name layer3_out_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_14_val \
    op interface \
    ports { layer3_out_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name layer3_out_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_23_val \
    op interface \
    ports { layer3_out_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name layer3_out_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_24_val \
    op interface \
    ports { layer3_out_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name layer3_out_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_26_val \
    op interface \
    ports { layer3_out_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name layer3_out_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_27_val \
    op interface \
    ports { layer3_out_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name layer3_out_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_28_val \
    op interface \
    ports { layer3_out_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name layer3_out_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_31_val \
    op interface \
    ports { layer3_out_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name layer3_out_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_34_val \
    op interface \
    ports { layer3_out_34_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name layer3_out_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_35_val \
    op interface \
    ports { layer3_out_35_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name layer3_out_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_37_val \
    op interface \
    ports { layer3_out_37_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name layer3_out_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_40_val \
    op interface \
    ports { layer3_out_40_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name layer3_out_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_43_val \
    op interface \
    ports { layer3_out_43_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name layer3_out_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_44_val \
    op interface \
    ports { layer3_out_44_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name layer3_out_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_47_val \
    op interface \
    ports { layer3_out_47_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name layer3_out_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_48_val \
    op interface \
    ports { layer3_out_48_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name layer3_out_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_49_val \
    op interface \
    ports { layer3_out_49_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name layer3_out_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_52_val \
    op interface \
    ports { layer3_out_52_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name layer3_out_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_58_val \
    op interface \
    ports { layer3_out_58_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name layer3_out_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_59_val \
    op interface \
    ports { layer3_out_59_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name layer3_out_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer3_out_61_val \
    op interface \
    ports { layer3_out_61_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


