/* Generated by Yosys 0.50+7 (git sha1 38f858374, clang++ 18.1.8 -fPIC -O3) */

module LoadUnit_flat(clock, reset, io_addr, io_dataIn, io_funct3, io_dataOut);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire [7:0] _extractedData_T_1;
  wire [15:0] _extractedData_T_3;
  wire [31:0] _extractedData_T_5;
  wire [31:0] _extractedData_T_6;
  wire [31:0] _extractedData_T_7;
  wire [31:0] _extractedData_T_8;
  wire [31:0] _io_dataOut_T;
  wire [31:0] _io_dataOut_T_1;
  wire [32:0] _io_dataOut_T_2;
  wire [32:0] _io_dataOut_T_3;
  wire [32:0] _io_dataOut_T_4;
  wire [1:0] _loadWidth_T_7;
  input clock;
  wire clock;
  wire [31:0] extractedData;
  input [31:0] io_addr;
  wire [31:0] io_addr;
  wire [31:0] io_addr_0;
  input [31:0] io_dataIn;
  wire [31:0] io_dataIn;
  wire [31:0] io_dataIn_0;
  output [31:0] io_dataOut;
  wire [31:0] io_dataOut;
  wire [31:0] io_dataOut_0;
  input [2:0] io_funct3;
  wire [2:0] io_funct3;
  wire [2:0] io_funct3_0;
  input reset;
  wire reset;
  assign _02_ = io_funct3[1] | ~(io_funct3[0]);
  assign _03_ = _02_ | io_funct3[2];
  assign _04_ = io_funct3[2] & ~(_02_);
  assign _05_ = _03_ & ~(_04_);
  assign _06_ = io_funct3[1] | io_funct3[0];
  assign _07_ = ~(_06_ | io_funct3[2]);
  assign _08_ = io_funct3[2] & ~(_06_);
  assign _09_ = _08_ | _07_;
  assign _10_ = _09_ | _05_;
  assign _11_ = _05_ & ~(_09_);
  assign _12_ = _10_ & ~(_11_);
  assign io_dataOut[8] = io_dataIn[8] & ~(_12_);
  assign io_dataOut[9] = io_dataIn[9] & ~(_12_);
  assign io_dataOut[10] = io_dataIn[10] & ~(_12_);
  assign io_dataOut[11] = io_dataIn[11] & ~(_12_);
  assign io_dataOut[12] = io_dataIn[12] & ~(_12_);
  assign io_dataOut[13] = io_dataIn[13] & ~(_12_);
  assign io_dataOut[14] = io_dataIn[14] & ~(_12_);
  assign io_dataOut[15] = io_dataIn[15] & ~(_12_);
  assign _13_ = _11_ | ~(_10_);
  assign _14_ = ~(_09_ | _05_);
  assign _15_ = _14_ | ~(io_dataIn[16]);
  assign io_dataOut[16] = _13_ & ~(_15_);
  assign _16_ = _14_ | ~(io_dataIn[17]);
  assign io_dataOut[17] = _13_ & ~(_16_);
  assign _17_ = _14_ | ~(io_dataIn[18]);
  assign io_dataOut[18] = _13_ & ~(_17_);
  assign _18_ = _14_ | ~(io_dataIn[19]);
  assign io_dataOut[19] = _13_ & ~(_18_);
  assign _19_ = _14_ | ~(io_dataIn[20]);
  assign io_dataOut[20] = _13_ & ~(_19_);
  assign _20_ = _14_ | ~(io_dataIn[21]);
  assign io_dataOut[21] = _13_ & ~(_20_);
  assign _21_ = _14_ | ~(io_dataIn[22]);
  assign io_dataOut[22] = _13_ & ~(_21_);
  assign _22_ = _14_ | ~(io_dataIn[23]);
  assign io_dataOut[23] = _13_ & ~(_22_);
  assign _23_ = _14_ | ~(io_dataIn[24]);
  assign io_dataOut[24] = _13_ & ~(_23_);
  assign _24_ = _14_ | ~(io_dataIn[25]);
  assign io_dataOut[25] = _13_ & ~(_24_);
  assign _25_ = _14_ | ~(io_dataIn[26]);
  assign io_dataOut[26] = _13_ & ~(_25_);
  assign _26_ = _14_ | ~(io_dataIn[27]);
  assign io_dataOut[27] = _13_ & ~(_26_);
  assign _27_ = _14_ | ~(io_dataIn[28]);
  assign io_dataOut[28] = _13_ & ~(_27_);
  assign _28_ = _14_ | ~(io_dataIn[29]);
  assign io_dataOut[29] = _13_ & ~(_28_);
  assign _00_ = _14_ | ~(io_dataIn[30]);
  assign io_dataOut[30] = _13_ & ~(_00_);
  assign _01_ = _14_ | ~(io_dataIn[31]);
  assign io_dataOut[31] = _13_ & ~(_01_);
  assign _extractedData_T_1 = io_dataIn[7:0];
  assign _extractedData_T_3 = io_dataIn[15:0];
  assign _extractedData_T_5 = io_dataIn;
  assign _extractedData_T_6 = io_dataIn;
  assign _extractedData_T_7[15:0] = io_dataIn[15:0];
  assign _extractedData_T_8 = { io_dataOut[31:8], io_dataIn[7:0] };
  assign _io_dataOut_T = { io_dataOut[31:8], io_dataIn[7:0] };
  assign _io_dataOut_T_1 = { io_dataOut[31:8], io_dataIn[7:0] };
  assign _io_dataOut_T_2 = { 1'h0, io_dataOut[31:8], io_dataIn[7:0] };
  assign _io_dataOut_T_3 = { 1'h0, io_dataOut[31:8], io_dataIn[7:0] };
  assign _io_dataOut_T_4 = { 1'h0, io_dataOut[31:8], io_dataIn[7:0] };
  assign _loadWidth_T_7 = 2'h2;
  assign extractedData = { io_dataOut[31:8], io_dataIn[7:0] };
  assign io_addr_0 = io_addr;
  assign io_dataIn_0 = io_dataIn;
  assign io_dataOut[7:0] = io_dataIn[7:0];
  assign io_dataOut_0 = { io_dataOut[31:8], io_dataIn[7:0] };
  assign io_funct3_0 = io_funct3;
endmodule
