digraph data_path {
  BITSEL_u16_u1_730_wire [shape=ellipse];
  BITSEL_u16_u1_738_wire [shape=ellipse];
  NOT_u1_u1_731_wire [shape=ellipse];
  exp_all_zero_722 [shape=ellipse];
  konst_720_wire_constant [shape=ellipse];
  konst_729_wire_constant [shape=ellipse];
  konst_737_wire_constant [shape=ellipse];
  slice_719_wire [shape=ellipse];
  AND_u1_u1_733_inst [shape=rectangle];
NOT_u1_u1_731_wire  -> AND_u1_u1_733_inst;
exp_all_zero_722  -> AND_u1_u1_733_inst;
AND_u1_u1_733_inst -> zero;
  AND_u1_u1_740_inst [shape=rectangle];
BITSEL_u16_u1_738_wire  -> AND_u1_u1_740_inst;
exp_all_zero_722  -> AND_u1_u1_740_inst;
AND_u1_u1_740_inst -> inf;
  BITSEL_u16_u1_730_inst [shape=diamond];
num  -> BITSEL_u16_u1_730_inst;
konst_729_wire_constant  -> BITSEL_u16_u1_730_inst;
BITSEL_u16_u1_730_inst -> BITSEL_u16_u1_730_wire;
  BITSEL_u16_u1_738_inst [shape=diamond];
num  -> BITSEL_u16_u1_738_inst;
konst_737_wire_constant  -> BITSEL_u16_u1_738_inst;
BITSEL_u16_u1_738_inst -> BITSEL_u16_u1_738_wire;
  EQ_u15_u1_721_inst [shape=diamond];
slice_719_wire  -> EQ_u15_u1_721_inst;
konst_720_wire_constant  -> EQ_u15_u1_721_inst;
EQ_u15_u1_721_inst -> exp_all_zero_722;
  NOT_u1_u1_725_inst [shape=rectangle];
exp_all_zero_722  -> NOT_u1_u1_725_inst;
NOT_u1_u1_725_inst -> normal;
  NOT_u1_u1_731_inst [shape=diamond];
BITSEL_u16_u1_730_wire  -> NOT_u1_u1_731_inst;
NOT_u1_u1_731_inst -> NOT_u1_u1_731_wire;
  slice_719_inst [shape=diamond];
num  -> slice_719_inst;
slice_719_inst -> slice_719_wire;
}
