WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500137 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000153 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250154 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250154 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14839839 heartbeat IPC: 1.016 cumulative IPC: 0.5821 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 31920813 heartbeat IPC: 0.5854 cumulative IPC: 0.5843 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 49077631 heartbeat IPC: 0.5829 cumulative IPC: 0.5837 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 66258876 heartbeat IPC: 0.582 cumulative IPC: 0.5832 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 83530095 heartbeat IPC: 0.579 cumulative IPC: 0.5823 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 100709694 heartbeat IPC: 0.5821 cumulative IPC: 0.5823 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 117972287 heartbeat IPC: 0.5793 cumulative IPC: 0.5818 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 135109799 heartbeat IPC: 0.5835 cumulative IPC: 0.582 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv212.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 152422341 heartbeat IPC: 0.5776 cumulative IPC: 0.5815 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 169529865 heartbeat IPC: 0.5845 cumulative IPC: 0.5818 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 171970451 cumulative IPC: 0.5815 (Simulation time: 00 hr 12 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 171970451 cumulative IPC: 0.5815 (Simulation time: 00 hr 12 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv212.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5815 instructions: 100000001 cycles: 171970451
CPU 0 Branch Prediction Accuracy: 67.11% MPKI: 57.79 Average ROB Occupancy at Mispredict: 3.581
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.1
BRANCH_INDIRECT: 38.7
BRANCH_CONDITIONAL: 10.9
BRANCH_DIRECT_CALL: 2.96
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.84

L1D TOTAL        ACCESS:   34594159 HIT:   31284761 MISS:    3309398
L1D LOAD         ACCESS:   21138087 HIT:   19363500 MISS:    1774587
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13451710 HIT:   11921019 MISS:    1530691
L1D TRANSLATION  ACCESS:       4362 HIT:        242 MISS:       4120
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.64 cycles
L1I TOTAL        ACCESS:   12033559 HIT:    4974103 MISS:    7059456
L1I LOAD         ACCESS:   12033559 HIT:    4974103 MISS:    7059456
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.347 cycles
L2C TOTAL        ACCESS:    8688828 HIT:    7924086 MISS:     764742
L2C LOAD         ACCESS:    7195393 HIT:    6548686 MISS:     646707
L2C RFO          ACCESS:     546873 HIT:     470560 MISS:      76313
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     942444 HIT:     903880 MISS:      38564
L2C TRANSLATION  ACCESS:       4118 HIT:        960 MISS:       3158
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 33.85 cycles
LLC TOTAL        ACCESS:     832187 HIT:     781314 MISS:      50873
LLC LOAD         ACCESS:     646707 HIT:     627085 MISS:      19622
LLC RFO          ACCESS:      76313 HIT:      49877 MISS:      26436
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     106009 HIT:     101845 MISS:       4164
LLC TRANSLATION  ACCESS:       3158 HIT:       2507 MISS:        651
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 222.4 cycles
cpu0_DTLB TOTAL        ACCESS:   27676683 HIT:   26612605 MISS:    1064078
cpu0_DTLB LOAD         ACCESS:   27676683 HIT:   26612605 MISS:    1064078
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.846 cycles
cpu0_ITLB TOTAL        ACCESS:   10729378 HIT:    8822267 MISS:    1907111
cpu0_ITLB LOAD         ACCESS:   10729378 HIT:    8822267 MISS:    1907111
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.156 cycles
cpu0_STLB TOTAL        ACCESS:    1854694 HIT:    1850494 MISS:       4200
cpu0_STLB LOAD         ACCESS:    1854694 HIT:    1850494 MISS:       4200
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 98.93 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23020
  ROW_BUFFER_MISS:      23658
 AVG DBUS CONGESTED CYCLE: 3.962
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        952
  FULL:      15394
