Protel Design System Design Rule Check
PCB File : C:\Users\Notebook\Desktop\PCB-DESIGNS\ESP32-with-USB\ESP32-with-USB_V0.1.PcbDoc
Date     : 29-Aug-24
Time     : 2:51:12 PM

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('FTDI') or WithinRoom('USB') or WithinRoom('USB_1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (InDifferentialPairClass('DIFF90')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=8mil) (Max=8.1mil) (Prefered=8mil)  and Width Constraints (Min=6.03mil) (Max=6.23mil) (Prefered=6.03mil) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=15mil) (Max=15mil) (Prefered=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=20mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Pad C10-2(963mil,565.071mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.205mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Via (950mil,530mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C1-1(298mil,102.071mil) on TOP And Pad C1-2(298mil,135.929mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C11-1(1026.929mil,805mil) on TOP And Pad C11-2(993.071mil,805mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Pad C12-2(558mil,930.858mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.145mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Pad R11-1(522.233mil,896.647mil) on TOP [Top Solder] Mask Sliver [8.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.145mil < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Pad R11-2(522.233mil,930.663mil) on TOP [Top Solder] Mask Sliver [8.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C13-1(2587.152mil,925.747mil) on TOP And Pad C13-2(2553.294mil,925.747mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C14-1(2588.929mil,866mil) on TOP And Pad C14-2(2555.071mil,866mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C15-1(1764mil,790.071mil) on TOP And Pad C15-2(1764mil,823.929mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C16-1(1697mil,632.929mil) on TOP And Pad C16-2(1697mil,599.071mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C17-1(1762mil,188.929mil) on TOP And Pad C17-2(1762mil,155.071mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C2-1(589mil,343.071mil) on TOP And Pad C2-2(589mil,376.929mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C3-1(565mil,248.858mil) on TOP And Pad C3-2(565mil,215mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Pad C4-2(863mil,620.929mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.441mil < 10mil) Between Pad C4-2(863mil,620.929mil) on TOP And Via (858mil,652mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.192mil < 10mil) Between Pad C4-2(863mil,620.929mil) on TOP And Via (890mil,596mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.192mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Pad C5-2(806.258mil,620.638mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.497mil < 10mil) Between Pad C5-2(806.258mil,620.638mil) on TOP And Via (773mil,614mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C6-1(511.929mil,748mil) on TOP And Pad C6-2(478.071mil,748mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C7-1(2578.142mil,149mil) on TOP And Pad C7-2(2612mil,149mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C8-1(2641mil,884.071mil) on TOP And Pad C8-2(2641mil,917.929mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C9-1(1026.851mil,850.136mil) on TOP And Pad C9-2(992.992mil,850.136mil) on TOP [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.821mil < 10mil) Between Pad D2-2(360.118mil,294mil) on TOP And Via (335mil,270mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.821mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.483mil < 10mil) Between Pad D3-2(363.118mil,184mil) on TOP And Via (338mil,206mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.483mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.503mil < 10mil) Between Pad D5-2(351.118mil,804mil) on TOP And Via (318mil,816mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.503mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.677mil < 10mil) Between Pad D5-2(351.118mil,804mil) on TOP And Via (382mil,819mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D7-A+(1769mil,283.299mil) on TOP And Pad D7-K-(1769mil,320.701mil) on TOP [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D8-A+(1731.064mil,679.26mil) on TOP And Pad D8-K-(1731.064mil,716.662mil) on TOP [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A1B12(232.638mil,356.063mil) on TOP And Pad J3-A4B9(232.638mil,324.567mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A4B9(232.638mil,324.567mil) on TOP And Pad J3-B8(232.638mil,298.976mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(232.638mil,279.291mil) on TOP And Pad J3-B7(232.638mil,259.606mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(232.638mil,279.291mil) on TOP And Pad J3-B8(232.638mil,298.976mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(232.638mil,239.921mil) on TOP And Pad J3-A7(232.638mil,220.236mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(232.638mil,239.921mil) on TOP And Pad J3-B7(232.638mil,259.606mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A7(232.638mil,220.236mil) on TOP And Pad J3-B6(232.638mil,200.551mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(232.638mil,180.866mil) on TOP And Pad J3-B5(232.638mil,161.181mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(232.638mil,180.866mil) on TOP And Pad J3-B6(232.638mil,200.551mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B1A12(232.638mil,104.094mil) on TOP And Pad J3-B4A9(232.638mil,135.59mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B4A9(232.638mil,135.59mil) on TOP And Pad J3-B5(232.638mil,161.181mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A1B12(232.638mil,976.063mil) on TOP And Pad J4-A4B9(232.638mil,944.567mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A4B9(232.638mil,944.567mil) on TOP And Pad J4-B8(232.638mil,918.976mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.724mil < 10mil) Between Pad J4-A4B9(232.638mil,944.567mil) on TOP And Via (276mil,946mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(232.638mil,899.291mil) on TOP And Pad J4-B7(232.638mil,879.606mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(232.638mil,899.291mil) on TOP And Pad J4-B8(232.638mil,918.976mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(232.638mil,859.921mil) on TOP And Pad J4-A7(232.638mil,840.236mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(232.638mil,859.921mil) on TOP And Pad J4-B7(232.638mil,879.606mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A7(232.638mil,840.236mil) on TOP And Pad J4-B6(232.638mil,820.551mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(232.638mil,800.866mil) on TOP And Pad J4-B5(232.638mil,781.181mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(232.638mil,800.866mil) on TOP And Pad J4-B6(232.638mil,820.551mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B1A12(232.638mil,724.094mil) on TOP And Pad J4-B4A9(232.638mil,755.591mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B4A9(232.638mil,755.591mil) on TOP And Pad J4-B5(232.638mil,781.181mil) on TOP [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J5-1(375mil,450mil) on Multi-Layer And Pad J5-2(375mil,500mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad J5-1(375mil,450mil) on Multi-Layer And Via (359mil,405mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9mil] / [Bottom Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J5-2(375mil,500mil) on Multi-Layer And Pad J5-3(375mil,550mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J6-1(1380mil,519mil) on Multi-Layer And Pad J6-2(1380mil,469mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R10-1(510.141mil,663.745mil) on TOP And Pad R10-2(510.141mil,697.76mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R1-1(512mil,214.992mil) on TOP And Pad R1-2(512mil,249.008mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Pad R11-2(522.233mil,930.663mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.189mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Via (492.233mil,898.655mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Pad R12-2(1062.984mil,676mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.876mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Pad R13-2(1096.525mil,640.502mil) on TOP [Top Solder] Mask Sliver [7.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.876mil < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Pad R13-1(1062.509mil,640.502mil) on TOP [Top Solder] Mask Sliver [7.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Pad R13-2(1096.525mil,640.502mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R14-1(2468.215mil,925.747mil) on TOP And Pad R14-2(2502.231mil,925.747mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.399mil < 10mil) Between Pad R14-1(2468.215mil,925.747mil) on TOP And Via (2448mil,893mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R15-1(1080.844mil,764.894mil) on TOP And Pad R15-2(1080.844mil,730.879mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R16-1(2468.215mil,870.747mil) on TOP And Pad R16-2(2502.231mil,870.747mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R17-1(2474.145mil,191.734mil) on TOP And Pad R17-2(2440.129mil,191.734mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R18-1(2398.008mil,192mil) on TOP And Pad R18-2(2363.992mil,192mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R19-1(1082mil,808.992mil) on TOP And Pad R19-2(1082mil,843.008mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R20-1(1642mil,598.992mil) on TOP And Pad R20-2(1642mil,633.008mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R2-1(541.724mil,376.761mil) on TOP And Pad R2-2(541.724mil,342.745mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Pad R21-2(1956mil,546mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.74mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Pad R23-2(1956.016mil,546mil) on TOP [Top Solder] Mask Sliver [8.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.354mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Via (2023mil,546mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.74mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Pad R23-1(1922mil,546mil) on TOP [Top Solder] Mask Sliver [8.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Pad R22-2(1958.976mil,481mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Pad R26-2(1959mil,481mil) on TOP [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.354mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Via (2025.976mil,481.385mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Pad R26-1(1924.984mil,481mil) on TOP [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Pad R23-2(1956.016mil,546mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(1841.201mil,231.774mil) on TOP And Pad R24-2(1807.185mil,231.774mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R25-1(1789.88mil,681.386mil) on TOP And Pad R25-2(1789.88mil,715.402mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Pad R26-2(1959mil,481mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.574mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Via (1896mil,497.5mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2.574mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Pad R3-2(835mil,545mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Pad R4-2(835mil,545mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Pad R4-1(869.016mil,545mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Pad R4-2(835mil,545mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.627mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Via (838mil,518mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R5-1(627.992mil,685mil) on TOP And Pad R5-2(662.008mil,685mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R6-1(635.992mil,738mil) on TOP And Pad R6-2(670.008mil,738mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R7-1(636.992mil,801mil) on TOP And Pad R7-2(671.008mil,801mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Pad R8-2(924mil,564.992mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Via (890mil,596mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.362mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Via (918mil,626mil) from TOP to BOTTOM [Top Solder] Mask Sliver [0.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Via (914mil,537mil) from TOP to BOTTOM [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R9-1(1005mil,566.992mil) on TOP And Pad R9-2(1005mil,601.008mil) on TOP [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.189mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Via (1040mil,603mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.31mil < 10mil) Between Pad SW2-4(1343.504mil,338.583mil) on TOP And Via (1290.682mil,357.23mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.992mil < 10mil) Between Pad SW2-4(1343.504mil,338.583mil) on TOP And Via (1292mil,324mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.999mil < 10mil) Between Pad U1-1(2650.661mil,805.197mil) on TOP And Via (2656.753mil,763.45mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.071mil < 10mil) Between Pad U1-17(2140.819mil,730.394mil) on TOP And Via (2100mil,731mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.071mil < 10mil) Between Pad U1-18(2140.819mil,696.929mil) on TOP And Via (2103mil,697mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.295mil < 10mil) Between Pad U1-2(2617.197mil,805.197mil) on TOP And Via (2617.401mil,770.154mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.295mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.772mil < 10mil) Between Pad U1-45(2650.661mil,254.016mil) on TOP And Via (2658mil,295.535mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.772mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.252mil < 10mil) Between Pad U1-46(2692mil,295.354mil) on TOP And Via (2658mil,295.535mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.252mil < 10mil) Between Pad U1-47(2692mil,328.819mil) on TOP And Via (2658mil,329mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-48(2692mil,362.284mil) on TOP And Via (2656.753mil,361.875mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-49(2692mil,395.748mil) on TOP And Via (2656.753mil,395.34mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-50(2692mil,429.213mil) on TOP And Via (2656.753mil,428.805mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-51(2692mil,462.677mil) on TOP And Via (2656.753mil,462.269mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-52(2692mil,496.142mil) on TOP And Via (2656.753mil,495.734mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-53(2692mil,529.606mil) on TOP And Via (2656.753mil,529.198mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-54(2692mil,563.071mil) on TOP And Via (2656.753mil,562.663mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-55(2692mil,596.535mil) on TOP And Via (2656.753mil,596.127mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-56(2692mil,630mil) on TOP And Via (2656.753mil,629.592mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-57(2692mil,663.465mil) on TOP And Via (2656.753mil,663.057mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-58(2692mil,696.929mil) on TOP And Via (2656.753mil,696.521mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-59(2692mil,730.394mil) on TOP And Via (2656.753mil,729.986mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Pad U1-60(2692mil,763.858mil) on TOP And Via (2656.753mil,763.45mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.827mil < 10mil) Between Pad U1-66(2481.37mil,529.606mil) on TOP And Via (2525.819mil,529.606mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.008mil < 10mil) Between Pad U1-67(2481.37mil,464.646mil) on TOP And Via (2527mil,464mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.827mil < 10mil) Between Pad U1-68(2416.409mil,594.567mil) on TOP And Via (2416.409mil,639.016mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mil < 10mil) Between Pad U1-70(2416.409mil,464.646mil) on TOP And Via (2416mil,425mil) from TOP to BOTTOM [Top Solder] Mask Sliver [0.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.827mil < 10mil) Between Pad U1-71(2351.449mil,594.567mil) on TOP And Via (2307mil,594.567mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.827mil < 10mil) Between Pad U1-72(2351.449mil,529.606mil) on TOP And Via (2307mil,529.606mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.827mil < 10mil) Between Pad U1-73(2351.449mil,464.646mil) on TOP And Via (2307mil,464mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.488mil < 10mil) Between Pad U2-2(698.937mil,290mil) on TOP And Via (643mil,290mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.551mil < 10mil) Between Pad U2-4(945mil,290mil) on TOP And Via (1003mil,334mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.112mil < 10mil) Between Pad U3-14(859.685mil,689.587mil) on TOP And Via (858mil,652mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.857mil < 10mil) Between Pad U3-20(915.413mil,804.37mil) on TOP And Via (921mil,829mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.857mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.89mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2525.819mil,594.567mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1002mil,373mil) from TOP to BOTTOM And Via (1002mil,408mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1047mil,373mil) from TOP to BOTTOM And Via (1047mil,408mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1092mil,373mil) from TOP to BOTTOM And Via (1092mil,408mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.256mil < 10mil) Between Via (1290.682mil,357.23mil) from TOP to BOTTOM And Via (1292mil,324mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.256mil] / [Bottom Solder] Mask Sliver [5.256mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1515mil,350mil) from TOP to BOTTOM And Via (1550mil,350mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (1550mil,350mil) from TOP to BOTTOM And Via (1581mil,350mil) from TOP to BOTTOM [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.352mil < 10mil) Between Via (1703mil,561mil) from TOP to BOTTOM And Via (1735.278mil,577.722mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.352mil] / [Bottom Solder] Mask Sliver [8.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.366mil < 10mil) Between Via (1862mil,545mil) from TOP to BOTTOM And Via (1896mil,529.5mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.366mil] / [Bottom Solder] Mask Sliver [9.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.655mil < 10mil) Between Via (1863mil,484mil) from TOP to BOTTOM And Via (1896mil,497.5mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.655mil] / [Bottom Solder] Mask Sliver [7.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (1896mil,497.5mil) from TOP to BOTTOM And Via (1896mil,529.5mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.014mil < 10mil) Between Via (2023mil,546mil) from TOP to BOTTOM And Via (2059mil,545mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.014mil] / [Bottom Solder] Mask Sliver [8.014mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.118mil < 10mil) Between Via (2025.976mil,481.385mil) from TOP to BOTTOM And Via (2062mil,484mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.118mil] / [Bottom Solder] Mask Sliver [8.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.828mil < 10mil) Between Via (2048mil,779mil) from TOP to BOTTOM And Via (2070mil,752mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.828mil] / [Bottom Solder] Mask Sliver [6.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.525mil < 10mil) Between Via (2065mil,365mil) from TOP to BOTTOM And Via (2099mil,371mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.525mil] / [Bottom Solder] Mask Sliver [6.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.62mil < 10mil) Between Via (2070mil,752mil) from TOP to BOTTOM And Via (2100mil,731mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.62mil] / [Bottom Solder] Mask Sliver [8.62mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.132mil < 10mil) Between Via (2100mil,731mil) from TOP to BOTTOM And Via (2103mil,697mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6.132mil] / [Bottom Solder] Mask Sliver [6.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.537mil < 10mil) Between Via (2185mil,588mil) from TOP to BOTTOM And Via (2213mil,613mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.537mil] / [Bottom Solder] Mask Sliver [9.537mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2549.535mil,298mil) from TOP to BOTTOM And Via (2583mil,298mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,361.875mil) from TOP to BOTTOM And Via (2656.753mil,395.34mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.899mil < 10mil) Between Via (2656.753mil,361.875mil) from TOP to BOTTOM And Via (2658mil,329mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4.899mil] / [Bottom Solder] Mask Sliver [4.899mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,395.34mil) from TOP to BOTTOM And Via (2656.753mil,428.805mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,428.805mil) from TOP to BOTTOM And Via (2656.753mil,462.269mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,462.269mil) from TOP to BOTTOM And Via (2656.753mil,495.734mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,495.734mil) from TOP to BOTTOM And Via (2656.753mil,529.198mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,529.198mil) from TOP to BOTTOM And Via (2656.753mil,562.663mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,562.663mil) from TOP to BOTTOM And Via (2656.753mil,596.127mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,596.127mil) from TOP to BOTTOM And Via (2656.753mil,629.592mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,629.592mil) from TOP to BOTTOM And Via (2656.753mil,663.057mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,663.057mil) from TOP to BOTTOM And Via (2656.753mil,696.521mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,696.521mil) from TOP to BOTTOM And Via (2656.753mil,729.986mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2656.753mil,729.986mil) from TOP to BOTTOM And Via (2656.753mil,763.45mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2658mil,295.535mil) from TOP to BOTTOM And Via (2658mil,329mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.185mil < 10mil) Between Via (318mil,816mil) from TOP to BOTTOM And Via (327mil,847.941mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.185mil] / [Bottom Solder] Mask Sliver [5.185mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.233mil < 10mil) Between Via (338mil,206mil) from TOP to BOTTOM And Via (370mil,220.744mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.233mil] / [Bottom Solder] Mask Sliver [7.233mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (370mil,220.744mil) from TOP to BOTTOM And Via (370mil,252.744mil) from TOP to BOTTOM [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.855mil < 10mil) Between Via (374mil,856mil) from TOP to BOTTOM And Via (382mil,819mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.855mil] / [Bottom Solder] Mask Sliver [9.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (560mil,170mil) from TOP to BOTTOM And Via (590mil,170mil) from TOP to BOTTOM [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (588mil,789mil) from TOP to BOTTOM And Via (588mil,823mil) from TOP to BOTTOM [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.069mil < 10mil) Between Via (590mil,170mil) from TOP to BOTTOM And Via (615mil,196mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.069mil] / [Bottom Solder] Mask Sliver [8.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.015mil < 10mil) Between Via (590mil,716mil) from TOP to BOTTOM And Via (591mil,749mil) from TOP to BOTTOM [Top Solder] Mask Sliver [5.015mil] / [Bottom Solder] Mask Sliver [5.015mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.121mil < 10mil) Between Via (770mil,651mil) from TOP to BOTTOM And Via (773mil,614mil) from TOP to BOTTOM [Top Solder] Mask Sliver [9.121mil] / [Bottom Solder] Mask Sliver [9.121mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (775mil,225mil) from TOP to BOTTOM And Via (775mil,260mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (775mil,260mil) from TOP to BOTTOM And Via (775mil,295mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (775mil,295mil) from TOP to BOTTOM And Via (775mil,330mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (775mil,330mil) from TOP to BOTTOM And Via (775mil,365mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (815mil,740mil) from TOP to BOTTOM And Via (840mil,765mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (815mil,765mil) from TOP to BOTTOM And Via (840mil,740mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (815mil,765mil) from TOP to BOTTOM And Via (840mil,790mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (815mil,790mil) from TOP to BOTTOM And Via (840mil,765mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (820mil,225mil) from TOP to BOTTOM And Via (820mil,260mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (820mil,260mil) from TOP to BOTTOM And Via (820mil,295mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (820mil,295mil) from TOP to BOTTOM And Via (820mil,330mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (820mil,330mil) from TOP to BOTTOM And Via (820mil,365mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (840mil,740mil) from TOP to BOTTOM And Via (865mil,765mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (840mil,765mil) from TOP to BOTTOM And Via (865mil,740mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (840mil,765mil) from TOP to BOTTOM And Via (865mil,790mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (840mil,790mil) from TOP to BOTTOM And Via (865mil,765mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (865mil,225mil) from TOP to BOTTOM And Via (865mil,260mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (865mil,260mil) from TOP to BOTTOM And Via (865mil,295mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (865mil,295mil) from TOP to BOTTOM And Via (865mil,330mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (865mil,330mil) from TOP to BOTTOM And Via (865mil,365mil) from TOP to BOTTOM [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.674mil < 10mil) Between Via (914mil,537mil) from TOP to BOTTOM And Via (950mil,530mil) from TOP to BOTTOM [Top Solder] Mask Sliver [8.674mil] / [Bottom Solder] Mask Sliver [8.674mil]
Rule Violations :196

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1712.598mil,711.417mil) on Top Overlay And Pad D8-K-(1731.064mil,716.662mil) on TOP [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.641mil < 10mil) Between Arc (2650.661mil,862.284mil) on Top Overlay And Pad C8-1(2641mil,884.071mil) on TOP [Top Overlay] to [Top Solder] clearance [3.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.641mil < 10mil) Between Arc (2650.661mil,862.284mil) on Top Overlay And Pad C8-1(2641mil,884.071mil) on TOP [Top Overlay] to [Top Solder] clearance [3.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Track (940mil,546mil)(940mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Track (940mil,618mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.185mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Track (946mil,545mil)(946mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.185mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Track (983mil,546mil)(983mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C10-1(963mil,598.929mil) on TOP And Track (985mil,546mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.92mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (902mil,545mil)(946mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (940mil,546mil)(940mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (940mil,546mil)(985mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.185mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (946mil,545mil)(946mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.185mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (983mil,546mil)(983mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C10-2(963mil,565.071mil) on TOP And Track (985mil,546mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C1-1(298mil,102.071mil) on TOP And Track (276mil,83mil)(276mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C1-1(298mil,102.071mil) on TOP And Track (276mil,83mil)(321mil,83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C1-1(298mil,102.071mil) on TOP And Track (321mil,83mil)(321mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C11-1(1026.929mil,805mil) on TOP And Track (1046mil,783mil)(1046mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.321mil < 10mil) Between Pad C11-1(1026.929mil,805mil) on TOP And Track (973.922mil,828.136mil)(1045.922mil,828.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C11-1(1026.929mil,805mil) on TOP And Track (974mil,783mil)(1046mil,783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C11-1(1026.929mil,805mil) on TOP And Track (974mil,828mil)(1046mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.321mil < 10mil) Between Pad C11-2(993.071mil,805mil) on TOP And Track (973.922mil,828.136mil)(1045.922mil,828.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C11-2(993.071mil,805mil) on TOP And Track (974mil,783mil)(1046mil,783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C11-2(993.071mil,805mil) on TOP And Track (974mil,783mil)(974mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C11-2(993.071mil,805mil) on TOP And Track (974mil,828mil)(1046mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C1-2(298mil,135.929mil) on TOP And Track (276mil,155mil)(321mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C1-2(298mil,135.929mil) on TOP And Track (276mil,83mil)(276mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C1-2(298mil,135.929mil) on TOP And Track (321mil,83mil)(321mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.391mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Track (500.233mil,875.655mil)(544.233mil,875.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Track (536mil,877.929mil)(536mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Track (536mil,877.929mil)(581mil,877.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Track (544.233mil,875.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C12-1(558mil,897mil) on TOP And Track (581mil,877.929mil)(581mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.995mil < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Track (500.233mil,950.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Track (536mil,877.929mil)(536mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Track (536mil,949.929mil)(581mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Track (544.233mil,875.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C12-2(558mil,930.858mil) on TOP And Track (581mil,877.929mil)(581mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C13-1(2587.152mil,925.747mil) on TOP And Track (2534.223mil,903.747mil)(2606.223mil,903.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C13-1(2587.152mil,925.747mil) on TOP And Track (2534.223mil,948.747mil)(2606.223mil,948.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C13-1(2587.152mil,925.747mil) on TOP And Track (2606.223mil,903.747mil)(2606.223mil,948.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C13-2(2553.294mil,925.747mil) on TOP And Track (2534.223mil,903.747mil)(2534.223mil,948.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C13-2(2553.294mil,925.747mil) on TOP And Track (2534.223mil,903.747mil)(2606.223mil,903.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C13-2(2553.294mil,925.747mil) on TOP And Track (2534.223mil,948.747mil)(2606.223mil,948.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C14-1(2588.929mil,866mil) on TOP And Track (2536mil,844mil)(2608mil,844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C14-1(2588.929mil,866mil) on TOP And Track (2536mil,889mil)(2608mil,889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C14-1(2588.929mil,866mil) on TOP And Track (2608mil,844mil)(2608mil,889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C14-2(2555.071mil,866mil) on TOP And Track (2536mil,844mil)(2536mil,889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C14-2(2555.071mil,866mil) on TOP And Track (2536mil,844mil)(2608mil,844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C14-2(2555.071mil,866mil) on TOP And Track (2536mil,889mil)(2608mil,889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C15-1(1764mil,790.071mil) on TOP And Track (1742mil,771mil)(1742mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C15-1(1764mil,790.071mil) on TOP And Track (1742mil,771mil)(1787mil,771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C15-1(1764mil,790.071mil) on TOP And Track (1787mil,771mil)(1787mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C15-2(1764mil,823.929mil) on TOP And Track (1742mil,771mil)(1742mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C15-2(1764mil,823.929mil) on TOP And Track (1742mil,843mil)(1787mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C15-2(1764mil,823.929mil) on TOP And Track (1787mil,771mil)(1787mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C16-1(1697mil,632.929mil) on TOP And Track (1674mil,580mil)(1674mil,652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C16-1(1697mil,632.929mil) on TOP And Track (1674mil,652mil)(1719mil,652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C16-1(1697mil,632.929mil) on TOP And Track (1719mil,580mil)(1719mil,652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C16-2(1697mil,599.071mil) on TOP And Track (1674mil,580mil)(1674mil,652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C16-2(1697mil,599.071mil) on TOP And Track (1674mil,580mil)(1719mil,580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C16-2(1697mil,599.071mil) on TOP And Track (1719mil,580mil)(1719mil,652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C17-1(1762mil,188.929mil) on TOP And Track (1739mil,136mil)(1739mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C17-1(1762mil,188.929mil) on TOP And Track (1739mil,208mil)(1784mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C17-1(1762mil,188.929mil) on TOP And Track (1784mil,136mil)(1784mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C17-2(1762mil,155.071mil) on TOP And Track (1739mil,136mil)(1739mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C17-2(1762mil,155.071mil) on TOP And Track (1739mil,136mil)(1784mil,136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C17-2(1762mil,155.071mil) on TOP And Track (1784mil,136mil)(1784mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C2-1(589mil,343.071mil) on TOP And Track (567mil,324mil)(567mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C2-1(589mil,343.071mil) on TOP And Track (567mil,324mil)(612mil,324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C2-1(589mil,343.071mil) on TOP And Track (612mil,324mil)(612mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C2-2(589mil,376.929mil) on TOP And Track (567mil,324mil)(567mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C2-2(589mil,376.929mil) on TOP And Track (567mil,396mil)(612mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C2-2(589mil,376.929mil) on TOP And Track (612mil,324mil)(612mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C3-1(565mil,248.858mil) on TOP And Track (542mil,195.929mil)(542mil,267.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C3-1(565mil,248.858mil) on TOP And Track (542mil,267.929mil)(587mil,267.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C3-1(565mil,248.858mil) on TOP And Track (587mil,195.929mil)(587mil,267.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C3-2(565mil,215mil) on TOP And Track (542mil,195.929mil)(542mil,267.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C3-2(565mil,215mil) on TOP And Track (542mil,195.929mil)(587mil,195.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C3-2(565mil,215mil) on TOP And Track (587mil,195.929mil)(587mil,267.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.552mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (841mil,568mil)(841mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (841mil,568mil)(886mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.552mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (854.992mil,523mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C4-1(863mil,587.071mil) on TOP And Track (886mil,568mil)(886mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C4-2(863mil,620.929mil) on TOP And Track (841mil,568mil)(841mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C4-2(863mil,620.929mil) on TOP And Track (841mil,640mil)(886mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C4-2(863mil,620.929mil) on TOP And Track (886mil,568mil)(886mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.146mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (784.258mil,567.709mil)(784.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (784.258mil,567.709mil)(829.258mil,567.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.369mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (815.008mil,523mil)(815.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.369mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C5-1(806.258mil,586.78mil) on TOP And Track (829.258mil,567.709mil)(829.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C5-2(806.258mil,620.638mil) on TOP And Track (784.258mil,567.709mil)(784.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C5-2(806.258mil,620.638mil) on TOP And Track (784.258mil,639.709mil)(829.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C5-2(806.258mil,620.638mil) on TOP And Track (829.258mil,567.709mil)(829.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C6-1(511.929mil,748mil) on TOP And Track (459mil,726mil)(531mil,726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C6-1(511.929mil,748mil) on TOP And Track (459mil,771mil)(531mil,771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C6-1(511.929mil,748mil) on TOP And Track (531mil,726mil)(531mil,771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(478.071mil,748mil) on TOP And Track (329mil,735mil)(469mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C6-2(478.071mil,748mil) on TOP And Track (459mil,726mil)(459mil,771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C6-2(478.071mil,748mil) on TOP And Track (459mil,726mil)(531mil,726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C6-2(478.071mil,748mil) on TOP And Track (459mil,771mil)(531mil,771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(478.071mil,748mil) on TOP And Track (469mil,675mil)(469mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C7-1(2578.142mil,149mil) on TOP And Track (2559.071mil,126mil)(2559.071mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C7-1(2578.142mil,149mil) on TOP And Track (2559.071mil,126mil)(2631.071mil,126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C7-1(2578.142mil,149mil) on TOP And Track (2559.071mil,171mil)(2631.071mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C7-2(2612mil,149mil) on TOP And Track (2559.071mil,126mil)(2631.071mil,126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C7-2(2612mil,149mil) on TOP And Track (2559.071mil,171mil)(2631.071mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C7-2(2612mil,149mil) on TOP And Track (2631.071mil,126mil)(2631.071mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C8-1(2641mil,884.071mil) on TOP And Track (2619mil,865mil)(2619mil,937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C8-1(2641mil,884.071mil) on TOP And Track (2619mil,865mil)(2664mil,865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C8-1(2641mil,884.071mil) on TOP And Track (2664mil,865mil)(2664mil,937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C8-2(2641mil,917.929mil) on TOP And Track (2619mil,865mil)(2619mil,937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C8-2(2641mil,917.929mil) on TOP And Track (2619mil,937mil)(2664mil,937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C8-2(2641mil,917.929mil) on TOP And Track (2664mil,865mil)(2664mil,937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C9-1(1026.851mil,850.136mil) on TOP And Track (1045.922mil,828.136mil)(1045.922mil,873.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C9-1(1026.851mil,850.136mil) on TOP And Track (973.922mil,828.136mil)(1045.922mil,828.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C9-1(1026.851mil,850.136mil) on TOP And Track (973.922mil,873.136mil)(1045.922mil,873.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.321mil < 10mil) Between Pad C9-1(1026.851mil,850.136mil) on TOP And Track (974mil,828mil)(1046mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.185mil < 10mil) Between Pad C9-2(992.992mil,850.136mil) on TOP And Track (973.922mil,828.136mil)(1045.922mil,828.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.437mil < 10mil) Between Pad C9-2(992.992mil,850.136mil) on TOP And Track (973.922mil,828.136mil)(973.922mil,873.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad C9-2(992.992mil,850.136mil) on TOP And Track (973.922mil,873.136mil)(1045.922mil,873.136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.321mil < 10mil) Between Pad C9-2(992.992mil,850.136mil) on TOP And Track (974mil,828mil)(1046mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D7-A+(1769mil,283.299mil) on TOP And Track (1744mil,262mil)(1744mil,342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad D7-A+(1769mil,283.299mil) on TOP And Track (1744mil,262mil)(1786mil,262mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.083mil < 10mil) Between Pad D7-A+(1769mil,283.299mil) on TOP And Track (1786mil,262mil)(1794mil,262mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D7-A+(1769mil,283.299mil) on TOP And Track (1794mil,262mil)(1794mil,342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D7-K-(1769mil,320.701mil) on TOP And Track (1744mil,262mil)(1744mil,342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad D7-K-(1769mil,320.701mil) on TOP And Track (1744mil,342mil)(1794mil,342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D7-K-(1769mil,320.701mil) on TOP And Track (1794mil,262mil)(1794mil,342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D8-A+(1731.064mil,679.26mil) on TOP And Track (1706.064mil,657.961mil)(1706.064mil,737.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad D8-A+(1731.064mil,679.26mil) on TOP And Track (1706.064mil,657.961mil)(1748.064mil,657.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.083mil < 10mil) Between Pad D8-A+(1731.064mil,679.26mil) on TOP And Track (1748.064mil,657.961mil)(1756.064mil,657.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D8-A+(1731.064mil,679.26mil) on TOP And Track (1756.064mil,657.961mil)(1756.064mil,737.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D8-K-(1731.064mil,716.662mil) on TOP And Track (1706.064mil,657.961mil)(1706.064mil,737.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad D8-K-(1731.064mil,716.662mil) on TOP And Track (1706.064mil,737.961mil)(1756.064mil,737.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad D8-K-(1731.064mil,716.662mil) on TOP And Track (1756.064mil,657.961mil)(1756.064mil,737.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-13(1460mil,1020mil) on Multi-Layer And Text "SW1" (1315mil,956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-14(1360mil,1020mil) on Multi-Layer And Text "SW1" (1315mil,956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.948mil < 10mil) Between Pad J1-20(760mil,1020mil) on Multi-Layer And Text "U3" (744mil,918mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.985mil < 10mil) Between Pad J2-18(960mil,60mil) on Multi-Layer And Track (621.968mil,105mil)(1011.968mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.985mil < 10mil) Between Pad J2-19(860mil,60mil) on Multi-Layer And Track (621.968mil,105mil)(1011.968mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.985mil < 10mil) Between Pad J2-20(760mil,60mil) on Multi-Layer And Track (621.968mil,105mil)(1011.968mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.985mil < 10mil) Between Pad J2-21(660mil,60mil) on Multi-Layer And Track (621.968mil,105mil)(1011.968mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q1-1(1183mil,683.197mil) on TOP And Track (1220.423mil,663.512mil)(1246.014mil,663.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q2-1(1182mil,888mil) on TOP And Track (1219.423mil,907.685mil)(1245.014mil,907.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(510.141mil,663.745mil) on TOP And Track (488.141mil,642.753mil)(488.141mil,717.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R10-1(510.141mil,663.745mil) on TOP And Track (488.141mil,642.753mil)(532.141mil,642.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(510.141mil,663.745mil) on TOP And Track (532.141mil,642.753mil)(532.141mil,717.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(510.141mil,697.76mil) on TOP And Track (488.141mil,642.753mil)(488.141mil,717.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R10-2(510.141mil,697.76mil) on TOP And Track (488.141mil,717.753mil)(532.141mil,717.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(510.141mil,697.76mil) on TOP And Track (532.141mil,642.753mil)(532.141mil,717.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(512mil,214.992mil) on TOP And Track (490mil,194mil)(490mil,269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R1-1(512mil,214.992mil) on TOP And Track (490mil,194mil)(534mil,194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(512mil,214.992mil) on TOP And Track (534mil,194mil)(534mil,269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Track (500.233mil,875.655mil)(500.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Track (500.233mil,875.655mil)(544.233mil,875.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Track (536mil,877.929mil)(536mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.321mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Track (536mil,877.929mil)(581mil,877.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(522.233mil,896.647mil) on TOP And Track (544.233mil,875.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(522.233mil,930.663mil) on TOP And Track (500.233mil,875.655mil)(500.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R11-2(522.233mil,930.663mil) on TOP And Track (500.233mil,950.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(522.233mil,930.663mil) on TOP And Track (536mil,877.929mil)(536mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.855mil < 10mil) Between Pad R11-2(522.233mil,930.663mil) on TOP And Track (536mil,949.929mil)(581mil,949.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(522.233mil,930.663mil) on TOP And Track (544.233mil,875.655mil)(544.233mil,950.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(512mil,249.008mil) on TOP And Track (490mil,194mil)(490mil,269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R1-2(512mil,249.008mil) on TOP And Track (490mil,269mil)(534mil,269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(512mil,249.008mil) on TOP And Track (534mil,194mil)(534mil,269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Track (1041.517mil,662.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Track (1042.992mil,654mil)(1117.992mil,654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Track (1042.992mil,698mil)(1117.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.046mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Track (1116.517mil,618.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R12-1(1097mil,676mil) on TOP And Track (1117.992mil,654mil)(1117.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.968mil < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Track (1041.517mil,618.502mil)(1041.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Track (1041.517mil,662.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Track (1042.992mil,654mil)(1042.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Track (1042.992mil,654mil)(1117.992mil,654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(1062.984mil,676mil) on TOP And Track (1042.992mil,698mil)(1117.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Track (1041.517mil,618.502mil)(1041.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Track (1041.517mil,618.502mil)(1116.517mil,618.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Track (1041.517mil,662.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.046mil < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Track (1042.992mil,654mil)(1042.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(1062.509mil,640.502mil) on TOP And Track (1042.992mil,654mil)(1117.992mil,654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(1096.525mil,640.502mil) on TOP And Track (1041.517mil,618.502mil)(1116.517mil,618.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(1096.525mil,640.502mil) on TOP And Track (1041.517mil,662.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(1096.525mil,640.502mil) on TOP And Track (1042.992mil,654mil)(1117.992mil,654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R13-2(1096.525mil,640.502mil) on TOP And Track (1116.517mil,618.502mil)(1116.517mil,662.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.968mil < 10mil) Between Pad R13-2(1096.525mil,640.502mil) on TOP And Track (1117.992mil,654mil)(1117.992mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R14-1(2468.215mil,925.747mil) on TOP And Track (2447.223mil,903.747mil)(2447.223mil,947.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(2468.215mil,925.747mil) on TOP And Track (2447.223mil,903.747mil)(2522.223mil,903.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(2468.215mil,925.747mil) on TOP And Track (2447.223mil,947.747mil)(2522.223mil,947.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(2502.231mil,925.747mil) on TOP And Track (2447.223mil,903.747mil)(2522.223mil,903.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(2502.231mil,925.747mil) on TOP And Track (2447.223mil,947.747mil)(2522.223mil,947.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R14-2(2502.231mil,925.747mil) on TOP And Track (2522.223mil,903.747mil)(2522.223mil,947.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(1080.844mil,764.894mil) on TOP And Track (1058.844mil,710.886mil)(1058.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R15-1(1080.844mil,764.894mil) on TOP And Track (1058.844mil,785.886mil)(1102.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad R15-1(1080.844mil,764.894mil) on TOP And Track (1060mil,788mil)(1104mil,788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(1080.844mil,764.894mil) on TOP And Track (1102.844mil,710.886mil)(1102.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(1080.844mil,730.879mil) on TOP And Track (1058.844mil,710.886mil)(1058.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R15-2(1080.844mil,730.879mil) on TOP And Track (1058.844mil,710.886mil)(1102.844mil,710.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(1080.844mil,730.879mil) on TOP And Track (1102.844mil,710.886mil)(1102.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R16-1(2468.215mil,870.747mil) on TOP And Track (2447.223mil,848.747mil)(2447.223mil,892.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(2468.215mil,870.747mil) on TOP And Track (2447.223mil,848.747mil)(2522.223mil,848.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(2468.215mil,870.747mil) on TOP And Track (2447.223mil,892.747mil)(2522.223mil,892.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(2502.231mil,870.747mil) on TOP And Track (2447.223mil,848.747mil)(2522.223mil,848.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(2502.231mil,870.747mil) on TOP And Track (2447.223mil,892.747mil)(2522.223mil,892.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R16-2(2502.231mil,870.747mil) on TOP And Track (2522.223mil,848.747mil)(2522.223mil,892.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(2474.145mil,191.734mil) on TOP And Track (2420.137mil,169.734mil)(2495.137mil,169.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(2474.145mil,191.734mil) on TOP And Track (2420.137mil,213.734mil)(2495.137mil,213.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R17-1(2474.145mil,191.734mil) on TOP And Track (2495.137mil,169.734mil)(2495.137mil,213.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.499mil < 10mil) Between Pad R17-2(2440.129mil,191.734mil) on TOP And Track (2419mil,170mil)(2419mil,214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R17-2(2440.129mil,191.734mil) on TOP And Track (2420.137mil,169.734mil)(2420.137mil,213.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(2440.129mil,191.734mil) on TOP And Track (2420.137mil,169.734mil)(2495.137mil,169.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(2440.129mil,191.734mil) on TOP And Track (2420.137mil,213.734mil)(2495.137mil,213.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(2398.008mil,192mil) on TOP And Track (2344mil,170mil)(2419mil,170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(2398.008mil,192mil) on TOP And Track (2344mil,214mil)(2419mil,214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R18-1(2398.008mil,192mil) on TOP And Track (2419mil,170mil)(2419mil,214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.499mil < 10mil) Between Pad R18-1(2398.008mil,192mil) on TOP And Track (2420.137mil,169.734mil)(2420.137mil,213.734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R18-2(2363.992mil,192mil) on TOP And Track (2344mil,170mil)(2344mil,214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(2363.992mil,192mil) on TOP And Track (2344mil,170mil)(2419mil,170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(2363.992mil,192mil) on TOP And Track (2344mil,214mil)(2419mil,214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad R19-1(1082mil,808.992mil) on TOP And Track (1058.844mil,785.886mil)(1102.844mil,785.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(1082mil,808.992mil) on TOP And Track (1060mil,788mil)(1060mil,863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R19-1(1082mil,808.992mil) on TOP And Track (1060mil,788mil)(1104mil,788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(1082mil,808.992mil) on TOP And Track (1104mil,788mil)(1104mil,863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(1082mil,843.008mil) on TOP And Track (1060mil,788mil)(1060mil,863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R19-2(1082mil,843.008mil) on TOP And Track (1060mil,863mil)(1104mil,863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(1082mil,843.008mil) on TOP And Track (1104mil,788mil)(1104mil,863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(1642mil,598.992mil) on TOP And Track (1620mil,578mil)(1620mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R20-1(1642mil,598.992mil) on TOP And Track (1620mil,578mil)(1664mil,578mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(1642mil,598.992mil) on TOP And Track (1664mil,578mil)(1664mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(1642mil,633.008mil) on TOP And Track (1620mil,578mil)(1620mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R20-2(1642mil,633.008mil) on TOP And Track (1620mil,653mil)(1664mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(1642mil,633.008mil) on TOP And Track (1664mil,578mil)(1664mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(541.724mil,376.761mil) on TOP And Track (519.724mil,322.753mil)(519.724mil,397.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R2-1(541.724mil,376.761mil) on TOP And Track (519.724mil,397.753mil)(563.724mil,397.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(541.724mil,376.761mil) on TOP And Track (563.724mil,322.753mil)(563.724mil,397.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.734mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (1901.008mil,524mil)(1976.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.734mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (1901.008mil,568mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (1936.008mil,524mil)(2011.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (1936.008mil,568mil)(2011.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.378mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (1976.008mil,524mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R21-1(1990.016mil,546mil) on TOP And Track (2011.008mil,524mil)(2011.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1901.008mil,524mil)(1976.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1901.008mil,568mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1936.008mil,524mil)(1936.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1936.008mil,524mil)(2011.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1936.008mil,568mil)(2011.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R21-2(1956mil,546mil) on TOP And Track (1976.008mil,524mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(541.724mil,342.745mil) on TOP And Track (519.724mil,322.753mil)(519.724mil,397.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R2-2(541.724mil,342.745mil) on TOP And Track (519.724mil,322.753mil)(563.724mil,322.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(541.724mil,342.745mil) on TOP And Track (563.724mil,322.753mil)(563.724mil,397.753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.732mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (1903.992mil,459mil)(1978.992mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.732mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (1903.992mil,503mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (1938.984mil,459mil)(2013.984mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (1938.984mil,503mil)(2013.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.37mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (1978.992mil,459mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R22-1(1992.992mil,481mil) on TOP And Track (2013.984mil,459mil)(2013.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1903.992mil,459mil)(1978.992mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1903.992mil,503mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1938.984mil,459mil)(1938.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1938.984mil,459mil)(2013.984mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1938.984mil,503mil)(2013.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.386mil < 10mil) Between Pad R22-2(1958.976mil,481mil) on TOP And Track (1978.992mil,459mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1901.008mil,524mil)(1901.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1901.008mil,524mil)(1976.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1901.008mil,568mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.378mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1936.008mil,524mil)(1936.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.734mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1936.008mil,524mil)(2011.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.734mil < 10mil) Between Pad R23-1(1922mil,546mil) on TOP And Track (1936.008mil,568mil)(2011.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1901.008mil,524mil)(1976.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1901.008mil,568mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1936.008mil,524mil)(1936.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1936.008mil,524mil)(2011.008mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1936.008mil,568mil)(2011.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R23-2(1956.016mil,546mil) on TOP And Track (1976.008mil,524mil)(1976.008mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1841.201mil,231.774mil) on TOP And Track (1787.193mil,209.774mil)(1862.193mil,209.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1841.201mil,231.774mil) on TOP And Track (1787.193mil,253.774mil)(1862.193mil,253.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-1(1841.201mil,231.774mil) on TOP And Track (1862.193mil,209.774mil)(1862.193mil,253.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R24-2(1807.185mil,231.774mil) on TOP And Track (1787.193mil,209.774mil)(1787.193mil,253.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1807.185mil,231.774mil) on TOP And Track (1787.193mil,209.774mil)(1862.193mil,209.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1807.185mil,231.774mil) on TOP And Track (1787.193mil,253.774mil)(1862.193mil,253.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1789.88mil,681.386mil) on TOP And Track (1767.88mil,660.394mil)(1767.88mil,735.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R25-1(1789.88mil,681.386mil) on TOP And Track (1767.88mil,660.394mil)(1811.88mil,660.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1789.88mil,681.386mil) on TOP And Track (1811.88mil,660.394mil)(1811.88mil,735.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1789.88mil,715.402mil) on TOP And Track (1767.88mil,660.394mil)(1767.88mil,735.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R25-2(1789.88mil,715.402mil) on TOP And Track (1767.88mil,735.394mil)(1811.88mil,735.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1789.88mil,715.402mil) on TOP And Track (1811.88mil,660.394mil)(1811.88mil,735.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1903.992mil,459mil)(1903.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1903.992mil,459mil)(1978.992mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1903.992mil,503mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.37mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1938.984mil,459mil)(1938.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.732mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1938.984mil,459mil)(2013.984mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.732mil < 10mil) Between Pad R26-1(1924.984mil,481mil) on TOP And Track (1938.984mil,503mil)(2013.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1903.992mil,459mil)(1978.992mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1903.992mil,503mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.386mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1938.984mil,459mil)(1938.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1938.984mil,459mil)(2013.984mil,459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1938.984mil,503mil)(2013.984mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R26-2(1959mil,481mil) on TOP And Track (1978.992mil,459mil)(1978.992mil,503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (779.992mil,523mil)(779.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (779.992mil,523mil)(854.992mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.487mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (784.258mil,567.709mil)(784.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (784.258mil,567.709mil)(829.258mil,567.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.394mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (815.008mil,523mil)(815.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.739mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (815.008mil,523mil)(890.008mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.739mil < 10mil) Between Pad R3-1(800.984mil,545mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (779.992mil,523mil)(854.992mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (784.258mil,567.709mil)(829.258mil,567.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (815.008mil,523mil)(815.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (815.008mil,523mil)(890.008mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (829.258mil,567.709mil)(829.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (841mil,568mil)(841mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (841mil,568mil)(886mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R3-2(835mil,545mil) on TOP And Track (854.992mil,523mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.739mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (779.992mil,523mil)(854.992mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.739mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (815.008mil,523mil)(890.008mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (841mil,568mil)(886mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.394mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (854.992mil,523mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.867mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (886mil,568mil)(886mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R4-1(869.016mil,545mil) on TOP And Track (890.008mil,523mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (779.992mil,523mil)(854.992mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (779.992mil,567mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (784.258mil,567.709mil)(829.258mil,567.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (815.008mil,523mil)(815.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (815.008mil,523mil)(890.008mil,523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (815.008mil,567mil)(890.008mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (829.258mil,567.709mil)(829.258mil,639.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (841mil,568mil)(841mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (841mil,568mil)(886mil,568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R4-2(835mil,545mil) on TOP And Track (854.992mil,523mil)(854.992mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R5-1(627.992mil,685mil) on TOP And Track (607mil,663mil)(607mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(627.992mil,685mil) on TOP And Track (607mil,663mil)(682mil,663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(627.992mil,685mil) on TOP And Track (607mil,707mil)(682mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(662.008mil,685mil) on TOP And Track (607mil,663mil)(682mil,663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(662.008mil,685mil) on TOP And Track (607mil,707mil)(682mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R5-2(662.008mil,685mil) on TOP And Track (682mil,663mil)(682mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R6-1(635.992mil,738mil) on TOP And Track (615mil,716mil)(615mil,760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(635.992mil,738mil) on TOP And Track (615mil,716mil)(690mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(635.992mil,738mil) on TOP And Track (615mil,760mil)(690mil,760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(670.008mil,738mil) on TOP And Track (615mil,716mil)(690mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(670.008mil,738mil) on TOP And Track (615mil,760mil)(690mil,760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R6-2(670.008mil,738mil) on TOP And Track (690mil,716mil)(690mil,760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R7-1(636.992mil,801mil) on TOP And Track (616mil,779mil)(616mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(636.992mil,801mil) on TOP And Track (616mil,779mil)(691mil,779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(636.992mil,801mil) on TOP And Track (616mil,823mil)(691mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(671.008mil,801mil) on TOP And Track (616mil,779mil)(691mil,779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(671.008mil,801mil) on TOP And Track (616mil,823mil)(691mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R7-2(671.008mil,801mil) on TOP And Track (691mil,779mil)(691mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Track (902mil,545mil)(902mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Track (902mil,620mil)(946mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.189mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Track (940mil,546mil)(940mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.353mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Track (940mil,618mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.353mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(924mil,599.008mil) on TOP And Track (946mil,545mil)(946mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Track (902mil,545mil)(902mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Track (902mil,545mil)(946mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.189mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Track (940mil,546mil)(940mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.353mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Track (940mil,546mil)(985mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.353mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(924mil,564.992mil) on TOP And Track (946mil,545mil)(946mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(1005mil,566.992mil) on TOP And Track (1027mil,546mil)(1027mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R9-1(1005mil,566.992mil) on TOP And Track (983mil,546mil)(1027mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(1005mil,566.992mil) on TOP And Track (983mil,546mil)(983mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.189mil < 10mil) Between Pad R9-1(1005mil,566.992mil) on TOP And Track (985mil,546mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Track (1027mil,546mil)(1027mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Track (940mil,618mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Track (983mil,546mil)(983mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Track (983mil,621mil)(1027mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.189mil < 10mil) Between Pad R9-2(1005mil,601.008mil) on TOP And Track (985mil,546mil)(985mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(1343.504mil,711.417mil) on TOP And Text "J6" (1350.01mil,693.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-1(2650.661mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-10(2349.48mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-11(2316.016mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-12(2282.551mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-13(2249.087mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-14(2215.622mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-15(2182.157mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-2(2617.197mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-3(2583.732mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-31(2182.157mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-32(2215.622mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-33(2249.087mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-34(2282.551mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-35(2316.016mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-36(2349.48mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-37(2382.945mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-38(2416.409mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-39(2449.874mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-4(2550.268mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-40(2483.338mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-41(2516.803mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-42(2550.268mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-43(2583.732mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-44(2617.197mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-45(2650.661mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-5(2516.803mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-6(2483.338mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-61(2692mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-62(2140.819mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-63(2140.819mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-64(2692mil,254.016mil) on TOP And Track (2112.276mil,226.457mil)(2720.543mil,226.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-7(2449.874mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-8(2416.409mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U1-9(2382.945mil,805.197mil) on TOP And Track (2112.276mil,832.756mil)(2720.543mil,832.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U2-1(698.937mil,380.551mil) on TOP And Track (745.197mil,158.11mil)(745.197mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U2-2(698.937mil,290mil) on TOP And Track (745.197mil,158.11mil)(745.197mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U2-3(698.937mil,199.449mil) on TOP And Track (745.197mil,158.11mil)(745.197mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U2-4(945mil,290mil) on TOP And Track (898.74mil,158.11mil)(898.74mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
Rule Violations :415

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.992mil < 10mil) Between Text "1" (442.984mil,422.984mil) on Top Overlay And Track (425mil,400mil)(425mil,600mil) on Top Overlay Silk Text to Silk Clearance [9.992mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J6" (1350.01mil,693.984mil) on Top Overlay And Track (1388.78mil,681.89mil)(1611.22mil,681.89mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room FTDI (Bounding Region = (6558mil, 911mil, 6805mil, 1132mil) (False)
Rule Violations :0

Processing Rule : Room USB (Bounding Region = (6013.74mil, 345.129mil, 6133.74mil, 635.129mil) (False)
Rule Violations :0

Processing Rule : Room USB_1 (Bounding Region = (6012.362mil, 965.433mil, 6132.362mil, 1255.433mil) (False)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R22')),(InComponent('R26')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 10mil, Vertical Gap = 10mil ) (All),(All) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R3')),(InComponent('R4')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R21')),(InComponent('R23')) 
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 613
Waived Violations : 0
Time Elapsed        : 00:00:02