axi_vdma_0_sim_netlist.v,verilog,xil_defaultlib,../../../../../../src/common_ip/axi_vdma_0/axi_vdma_0_sim_netlist.v,incdir="../../../../../../src/common_ip/axi_vdma_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
