<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Projects on RISC-V @ HM</title>
    <link>/project/</link>
    <description>Recent content in Projects on RISC-V @ HM</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language><atom:link href="/project/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>VS Code Simulator Plugin</title>
      <link>/project/vscode/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>/project/vscode/</guid>
      <description>In our basic education in computer organization and computer architecture we use the RISC-V instruction set architecture to teach the fundamentals of machine programming. We want to make it as accessible as possible for our students to use a programming environment, without fiddling with cross-compilers.</description>
    </item>
    
    <item>
      <title>Micro-architecture Traces</title>
      <link>/project/microarchtrace/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>/project/microarchtrace/</guid>
      <description>Teaching computer architecture requires accurate models to understand the effects of techniques to accelerate instruction processing. While there are many RISC-V open source processor cores that can be simulated, their usage is not very accessible to many students.</description>
    </item>
    
    <item>
      <title>OpenTitan Side Channel Attacks</title>
      <link>/project/opentitan-sca/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>/project/opentitan-sca/</guid>
      <description></description>
    </item>
    
    <item>
      <title>RISC-V CPU Verification with Python</title>
      <link>/project/cocotb-riscv/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>/project/cocotb-riscv/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
