<?xml version="1.0" encoding="UTF-8"?>
<module id="HSM" HW_revision="" XML_version="1.0" description="HSM is a Root of Trust Engine that protects valuable assets, such as secret keys for embedded security sensitive applications in a Trusted Execution Environment" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DESC" width="32" description="
Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.
" id="DESC" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Module identification contains a unique peripheral identification number." id="MODID" resetval="0x654f">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.
0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)" id="STDIPOFF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15)." id="INSTIDX" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Major revision of IP" id="MAJREV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Minor revision of IP" id="MINREV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CTL" width="32" description="
Control Register
" id="CTL" offset="0x4">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="CPUID Lock. Sets sticky &#39;0&#39; lock for CTL.CPUIDSEL" id="CPUIDUNLK" resetval="0x1">
         <bitenum id="UNLOCK" value="1" token="Unlock" description="Unlock"/>
         <bitenum id="LOCK" value="0" token="Lock" description="Lock"/>
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="CPUID Select. Selects between ROMFW CPUID and Application CPUID" id="CPUIDSEL" resetval="0x0">
         <bitenum id="ROMID" value="1" token="Assert" description="Assert"/>
         <bitenum id="APPID" value="0" token="Dassert" description="Dassert"/>
      </bitfield>
      <bitfield range="" begin="29" width="20" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Force Reset.Asserts reset. This bit is not self clearing" id="FRST" resetval="0x0">
         <bitenum id="ASRT" value="1" token="Assert" description="Assert"/>
         <bitenum id="DASRT" value="0" token="Dassert" description="Dassert"/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Refresher Marker. Trigger writting refresh marker. This bit is auto cleared when programming is done" id="REFMARK" resetval="0x0">
         <bitenum id="TRG" value="1" token="Trigger/Busy" description="Trigger/Busy"/>
         <bitenum id="DONE" value="0" token="Done" description="Done"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Firewall Disable" id="DMAFWDIS" resetval="0x0">
         <bitenum id="DIS" value="1" token="DMA Firewall Disabled" description="DMA Firewall Disabled"/>
         <bitenum id="EN" value="0" token="DMA Firewall Enabled" description="DMA Firewall Enabled"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="OTP Busy. OTP contoller is busy" id="OTPBUSY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="OTP Event Status." id="OTPEVTST" resetval="0x0">
         <bitenum id="START" value="1" token="OTP Start" description="OTP Start"/>
         <bitenum id="DONE" value="0" token="OTP Done" description="OTP Done"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="WO" description="OTP Event Clear" id="OTPEVTCLR" resetval="0x0">
         <bitenum id="CLR" value="1" token="Request PKA Abort" description="Request PKA Abort"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="OTP Event Enable" id="OTPEVTEN" resetval="0x0">
         <bitenum id="EN" value="1" token="OTP Event Enable" description="OTP Event Enable"/>
         <bitenum id="DIS" value="0" token="OTP Event Disable" description="OTP Event Disable"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="WO" description="PKA Abort. Writing 1 to this bit requests PKA Abort, writing 0 has no effect" id="PKABORT" resetval="0x0">
         <bitenum id="REQ" value="1" token="Request PKA Abort" description="Request PKA Abort"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Soft Reset Request. Writing 1 to this bit requests soft reset, writing 0 has no effect. This bit autoclears once softreset is done" id="SWRST" resetval="0x0">
         <bitenum id="REQ" value="1" token="Request Reset" description="Request Reset"/>
         <bitenum id="DONE" value="0" token="Reset Done" description="Reset Done"/>
      </bitfield>
   </register>
   <register acronym="CHARCTL" width="32" description="
Characterization Controls for FRO
" id="CHARCTL" offset="0x8">
      <bitfield range="" begin="31" width="19" end="13" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="Selects FRO to characterize" id="FROSEL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Selects delay in target FRO.This input must only be changed when CHARCTL.FROEN = 0" id="DLYSEL" resetval="0x0">
         <bitenum id="TAP95" value="1" token="Selects a tap on the approx. 95% of full length" description="Selects a tap on the approx. 95% of full length"/>
         <bitenum id="FULL" value="0" token="Selects the full chain length" description="Selects the full chain length"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Enables selected FRO" id="FROEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enabled" description="Enabled"/>
         <bitenum id="DIS" value="0" token="Disabled" description="Disabled"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enables` characterization" id="EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enabled" description="Enabled"/>
         <bitenum id="DIS" value="0" token="Disabled" description="Disabled"/>
      </bitfield>
   </register>
</module>
