Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 22 00:38:49 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6860 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.460     -448.851                    744                17530        0.060        0.000                      0                17530        2.083        0.000                       0                  6866  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         -2.460     -448.851                    744                17467        0.133        0.000                      0                17467        2.083        0.000                       0                  6862  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       -2.459     -448.316                    744                17467        0.133        0.000                      0                17467        2.083        0.000                       0                  6862  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         -2.460     -448.851                    744                17467        0.060        0.000                      0                17467  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       -2.460     -448.851                    744                17467        0.060        0.000                      0                17467  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1          0.916        0.000                      0                   63        0.518        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          0.916        0.000                      0                   63        0.445        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        0.916        0.000                      0                   63        0.445        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1        0.917        0.000                      0                   63        0.518        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          744  Failing Endpoints,  Worst Slack       -2.460ns,  Total Violation     -448.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[1]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[7]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[21]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[10]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X64Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  cpu0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.132    -0.242    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.861    -0.307    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.215    -0.522    
    SLICE_X64Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.375    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.075%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y58         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[3]/Q
                         net (fo=4, routed)           0.152    -0.244    cpu0/regfile0/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.502    
    SLICE_X60Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.378    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X58Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[5]/Q
                         net (fo=4, routed)           0.125    -0.272    cpu0/regfile0/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.522    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.408    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.896%)  route 0.126ns (47.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y59         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[11]/Q
                         net (fo=4, routed)           0.126    -0.271    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.521    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.407    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X61Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[8]/Q
                         net (fo=4, routed)           0.182    -0.215    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.194    -0.500    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.354    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.565    -0.564    hci0/clk_out1
    SLICE_X47Y48         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hci0/q_cpu_cycle_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.303    hci0/data2[7]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.143 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_1
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_8
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/clk_out1
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.191    hci0/q_cpu_cycle_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.590    -0.539    cpu0/mem_wb0/clk_out1
    SLICE_X61Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu0/mem_wb0/wb_wdata_reg[17]/Q
                         net (fo=4, routed)           0.129    -0.269    cpu0/regfile0/regs_reg_r2_0_31_12_17/DIC1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.217    -0.526    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.412    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y4     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y8     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y5     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y9     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y8     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y12    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y9     ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y13    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y6     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y10    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y59    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y59    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X64Y58    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X64Y58    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :          744  Failing Endpoints,  Worst Slack       -2.459ns,  Total Violation     -448.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.072     4.086    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.072     4.086    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[1]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.072     4.086    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[7]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.072     4.086    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.072     4.087    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.882    cpu0/if0/if_inst_reg[21]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.072     4.087    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.882    cpu0/if0/if_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.072     4.087    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.882    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.072     4.085    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[10]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.407    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.072     4.085    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.407    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.072     4.085    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X64Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  cpu0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.132    -0.242    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.861    -0.307    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.215    -0.522    
    SLICE_X64Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.375    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.075%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y58         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[3]/Q
                         net (fo=4, routed)           0.152    -0.244    cpu0/regfile0/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.502    
    SLICE_X60Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.378    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X58Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[5]/Q
                         net (fo=4, routed)           0.125    -0.272    cpu0/regfile0/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.522    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.408    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.896%)  route 0.126ns (47.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y59         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[11]/Q
                         net (fo=4, routed)           0.126    -0.271    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.521    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.407    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X61Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[8]/Q
                         net (fo=4, routed)           0.182    -0.215    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.194    -0.500    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.354    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.565    -0.564    hci0/clk_out1
    SLICE_X47Y48         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hci0/q_cpu_cycle_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.303    hci0/data2[7]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.143 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_1
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_8
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/clk_out1
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.191    hci0/q_cpu_cycle_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.590    -0.539    cpu0/mem_wb0/clk_out1
    SLICE_X61Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu0/mem_wb0/wb_wdata_reg[17]/Q
                         net (fo=4, routed)           0.129    -0.269    cpu0/regfile0/regs_reg_r2_0_31_12_17/DIC1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.217    -0.526    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.412    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.194    -0.503    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.194    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y4     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y8     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y5     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y9     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y8     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y12    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y9     ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y13    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y6     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y10    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y62    cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y59    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y59    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X60Y58    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X64Y58    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X64Y58    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          744  Failing Endpoints,  Worst Slack       -2.460ns,  Total Violation     -448.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[1]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[7]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[21]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[10]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X64Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  cpu0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.132    -0.242    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.861    -0.307    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.073    -0.449    
    SLICE_X64Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.302    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.075%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y58         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[3]/Q
                         net (fo=4, routed)           0.152    -0.244    cpu0/regfile0/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.502    
                         clock uncertainty            0.073    -0.429    
    SLICE_X60Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.305    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X58Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[5]/Q
                         net (fo=4, routed)           0.125    -0.272    cpu0/regfile0/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.522    
                         clock uncertainty            0.073    -0.449    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.335    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.896%)  route 0.126ns (47.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y59         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[11]/Q
                         net (fo=4, routed)           0.126    -0.271    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.073    -0.448    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.334    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X61Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[8]/Q
                         net (fo=4, routed)           0.182    -0.215    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.194    -0.500    
                         clock uncertainty            0.073    -0.427    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.281    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.565    -0.564    hci0/clk_out1
    SLICE_X47Y48         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hci0/q_cpu_cycle_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.303    hci0/data2[7]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.143 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_1
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_8
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/clk_out1
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    hci0/q_cpu_cycle_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.590    -0.539    cpu0/mem_wb0/clk_out1
    SLICE_X61Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu0/mem_wb0/wb_wdata_reg[17]/Q
                         net (fo=4, routed)           0.129    -0.269    cpu0/regfile0/regs_reg_r2_0_31_12_17/DIC1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.217    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.339    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :          744  Failing Endpoints,  Worst Slack       -2.460ns,  Total Violation     -448.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[18]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[1]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[7]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[7]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.796ns (31.686%)  route 6.028ns (68.314%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 4.585 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.592     6.340    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.432     4.585    cpu0/if0/clk_out1
    SLICE_X43Y63         FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism             -0.427     4.158    
                         clock uncertainty           -0.073     4.085    
    SLICE_X43Y63         FDRE (Setup_fdre_C_CE)      -0.205     3.880    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                          3.880    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[21]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[21]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[3]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.796ns (31.731%)  route 6.016ns (68.269%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.580     6.328    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.433     4.586    cpu0/if0/clk_out1
    SLICE_X45Y64         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.427     4.159    
                         clock uncertainty           -0.073     4.086    
    SLICE_X45Y64         FDRE (Setup_fdre_C_CE)      -0.205     3.881    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[10]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[10]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[12]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.796ns (31.880%)  route 5.975ns (68.120%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.535    -2.484    cpu0/if0/clk_out1
    SLICE_X37Y73         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  cpu0/if0/raddr_o_reg[1]_rep__8/Q
                         net (fo=96, routed)          1.345    -0.683    cpu0/icache0/raddr_o_reg[1]_rep__8
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.124    -0.559 r  cpu0/icache0/FSM_sequential_state[3]_i_554/O
                         net (fo=1, routed)           0.000    -0.559    cpu0/icache0/FSM_sequential_state[3]_i_554_n_1
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.312 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_343/O
                         net (fo=1, routed)           0.000    -0.312    cpu0/icache0/FSM_sequential_state_reg[3]_i_343_n_1
    SLICE_X42Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    -0.214 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_206/O
                         net (fo=1, routed)           1.008     0.793    cpu0/icache0/FSM_sequential_state_reg[3]_i_206_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.319     1.112 r  cpu0/icache0/FSM_sequential_state[3]_i_115/O
                         net (fo=1, routed)           0.000     1.112    cpu0/icache0/FSM_sequential_state[3]_i_115_n_1
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     1.321 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_70/O
                         net (fo=1, routed)           0.919     2.240    cpu0/icache0/cache_tag[5]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.297     2.537 r  cpu0/icache0/FSM_sequential_state[3]_i_40/O
                         net (fo=1, routed)           0.000     2.537    cpu0/icache0/FSM_sequential_state[3]_i_40_n_1
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.087 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.847     3.935    cpu0/icache0/hit_o1
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.607     4.666    cpu0/if0/hit_o0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.790 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.316     5.106    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.394     5.624    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.748 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.539     6.287    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.431     4.584    cpu0/if0/clk_out1
    SLICE_X45Y66         FDRE                                         r  cpu0/if0/if_inst_reg[14]/C
                         clock pessimism             -0.427     4.157    
                         clock uncertainty           -0.073     4.084    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.879    cpu0/if0/if_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 -2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.402%)  route 0.132ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X64Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  cpu0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.132    -0.242    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.861    -0.307    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y61         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.073    -0.449    
    SLICE_X64Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.302    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.075%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y58         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[3]/Q
                         net (fo=4, routed)           0.152    -0.244    cpu0/regfile0/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y59         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.502    
                         clock uncertainty            0.073    -0.429    
    SLICE_X60Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.305    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X58Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[5]/Q
                         net (fo=4, routed)           0.125    -0.272    cpu0/regfile0/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.308    cpu0/regfile0/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.522    
                         clock uncertainty            0.073    -0.449    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.335    cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.896%)  route 0.126ns (47.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X62Y59         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wdata_reg[11]/Q
                         net (fo=4, routed)           0.126    -0.271    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.073    -0.448    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.334    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.591    -0.538    cpu0/mem_wb0/clk_out1
    SLICE_X61Y57         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/mem_wb0/wb_wdata_reg[8]/Q
                         net (fo=4, routed)           0.182    -0.215    cpu0/regfile0/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.862    -0.306    cpu0/regfile0/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y58         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.194    -0.500    
                         clock uncertainty            0.073    -0.427    
    SLICE_X64Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.281    cpu0/regfile0/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.565    -0.564    hci0/clk_out1
    SLICE_X47Y48         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hci0/q_cpu_cycle_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.303    hci0/data2[7]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.143 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_1
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_8
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/clk_out1
    SLICE_X47Y50         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[20]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    hci0/q_cpu_cycle_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.590    -0.539    cpu0/mem_wb0/clk_out1
    SLICE_X61Y60         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu0/mem_wb0/wb_wdata_reg[17]/Q
                         net (fo=4, routed)           0.129    -0.269    cpu0/regfile0/regs_reg_r2_0_31_12_17/DIC1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.217    -0.526    
                         clock uncertainty            0.073    -0.453    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.339    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.997%)  route 0.345ns (71.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.592    -0.537    cpu0/mem_wb0/clk_out1
    SLICE_X63Y59         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu0/mem_wb0/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.345    -0.051    cpu0/regfile0/regs_reg_r2_0_31_12_17/ADDRD1
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.860    -0.309    cpu0/regfile0/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.073    -0.430    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.121    cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.456ns (8.844%)  route 4.700ns (91.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.700     2.694    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y50         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y50         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     3.661    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.456ns (9.477%)  route 4.355ns (90.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.355     2.350    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         0.558     0.133    hci0/uart_blk/rst
    SLICE_X48Y46         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.836    -0.333    hci0/uart_blk/clk_out1
    SLICE_X48Y46         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.039    -0.293    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.141ns (10.871%)  route 1.156ns (89.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.156     0.731    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y54         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y54         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.141ns (9.742%)  route 1.306ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.306     0.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y52         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y52         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.302    
    SLICE_X28Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.397    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.456ns (8.844%)  route 4.700ns (91.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.700     2.694    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y50         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y50         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     3.661    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.456ns (9.477%)  route 4.355ns (90.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.355     2.350    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         0.558     0.133    hci0/uart_blk/rst
    SLICE_X48Y46         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.836    -0.333    hci0/uart_blk/clk_out1
    SLICE_X48Y46         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.073    -0.221    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.141ns (10.871%)  route 1.156ns (89.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.156     0.731    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y54         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y54         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.073    -0.231    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.326    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.141ns (9.742%)  route 1.306ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.306     0.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y52         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y52         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X28Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.325    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.456ns (8.844%)  route 4.700ns (91.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.700     2.694    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y50         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y50         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.073     4.020    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     3.661    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.456ns (9.477%)  route 4.355ns (90.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.355     2.350    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.073     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         0.558     0.133    hci0/uart_blk/rst
    SLICE_X48Y46         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.836    -0.333    hci0/uart_blk/clk_out1
    SLICE_X48Y46         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.073    -0.221    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.141ns (10.871%)  route 1.156ns (89.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.156     0.731    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y54         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y54         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.073    -0.231    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.326    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.039    -0.296    
                         clock uncertainty            0.073    -0.224    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.141ns (9.742%)  route 1.306ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.306     0.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y52         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y52         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X28Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.325    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.073    -0.230    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.072     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.072     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.072     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.456ns (8.837%)  route 4.704ns (91.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.704     2.698    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X28Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.072     4.020    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405     3.615    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.615    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.456ns (8.844%)  route 4.700ns (91.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.591 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.700     2.694    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y50         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.438     4.591    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y50         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     4.092    
                         clock uncertainty           -0.072     4.020    
    SLICE_X29Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     3.661    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.456ns (9.477%)  route 4.355ns (90.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.355     2.350    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.072     4.018    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.072     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.072     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.072     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.456ns (9.720%)  route 4.235ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 4.589 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.557    -2.462    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456    -2.006 f  rst_reg/Q
                         net (fo=922, routed)         4.235     2.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y52         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        1.436     4.589    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y52         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     4.090    
                         clock uncertainty           -0.072     4.018    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405     3.613    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         0.558     0.133    hci0/uart_blk/rst
    SLICE_X48Y46         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.836    -0.333    hci0/uart_blk/clk_out1
    SLICE_X48Y46         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.039    -0.293    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.141ns (10.871%)  route 1.156ns (89.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.156     0.731    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y54         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y54         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.141ns (10.418%)  route 1.212ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.212     0.787    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y47         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.833    -0.336    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X38Y47         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.039    -0.296    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.141ns (9.742%)  route 1.306ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.306     0.881    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y52         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y52         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.302    
    SLICE_X28Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.397    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.367%)  route 1.364ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.563    -0.566    clk
    SLICE_X49Y57         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=922, routed)         1.364     0.939    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y51         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6860, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y51         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.333    





