{"Bus 1": {"U BusBar 1": ["U | BusBar-1 | phase: A", "U | BusBar-1 | phase: B", "U | BusBar-1 | phase: C", "U | BusBar-1 | phase: N", "U | BusBar-1 | phase: AB", "U | BusBar-1 | phase: BC", "U | BusBar-1 | phase: CA"], "U CableLine 1": ["U | CableLine-1 | phase: A", "U | CableLine-1 | phase: B", "U | CableLine-1 | phase: C", "U | CableLine-1 | phase: N", "U | CableLine-1 | phase: AB", "U | CableLine-1 | phase: BC", "U | CableLine-1 | phase: CA"], "I phase 1": ["I | Bus-1 | phase: A", "I | Bus-1 | phase: B", "I | Bus-1 | phase: C"], "I zero 1": ["I | Bus-1 | zero"], "U_raw BusBar 1": ["U_raw | BusBar-1 | phase: A", "U_raw | BusBar-1 | phase: B", "U_raw | BusBar-1 | phase: C", "U_raw | BusBar-1 | phase: N", "U_raw | BusBar-1 | phase: AB", "U_raw | BusBar-1 | phase: BC", "U_raw | BusBar-1 | phase: CA"], "U_raw CableLine 1": ["U_raw | CableLine-1 | phase: A", "U_raw | CableLine-1 | phase: B", "U_raw | CableLine-1 | phase: C", "U_raw | CableLine-1 | phase: N", "U_raw | CableLine-1 | phase: AB", "U_raw | CableLine-1 | phase: BC", "U_raw | CableLine-1 | phase: CA"], "I_raw phase 1": ["I_raw | Bus-1 | phase: A", "I_raw | Bus-1 | phase: B", "I_raw | Bus-1 | phase: C"], "I_raw zero 1": ["I_raw | Bus-1 | zero"]}, "Bus 2": {"U BusBar 2": ["U | BusBar-2 | phase: A", "U | BusBar-2 | phase: B", "U | BusBar-2 | phase: C", "U | BusBar-2 | phase: N", "U | BusBar-2 | phase: AB", "U | BusBar-2 | phase: BC", "U | BusBar-2 | phase: CA"], "U CableLine 2": ["U | CableLine-2 | phase: A", "U | CableLine-2 | phase: B", "U | CableLine-2 | phase: C", "U | CableLine-2 | phase: N", "U | CableLine-2 | phase: AB", "U | CableLine-2 | phase: BC", "U | CableLine-2 | phase: CA"], "I phase 2": ["I | Bus-2 | phase: A", "I | Bus-2 | phase: B", "I | Bus-2 | phase: C"], "I zero 2": ["I | Bus-2 | zero"], "U_raw BusBar 2": ["U_raw | BusBar-2 | phase: A", "U_raw | BusBar-2 | phase: B", "U_raw | BusBar-2 | phase: C", "U_raw | BusBar-2 | phase: N", "U_raw | BusBar-2 | phase: AB", "U_raw | BusBar-2 | phase: BC", "U_raw | BusBar-2 | phase: CA"], "U_raw CableLine 2": ["U_raw | CableLine-2 | phase: A", "U_raw | CableLine-2 | phase: B", "U_raw | CableLine-2 | phase: C", "U_raw | CableLine-2 | phase: N", "U_raw | CableLine-2 | phase: AB", "U_raw | CableLine-2 | phase: BC", "U_raw | CableLine-2 | phase: CA"], "I_raw phase 2": ["I_raw | Bus-2 | phase: A", "I_raw | Bus-2 | phase: B", "I_raw | Bus-2 | phase: C"], "I_raw zero 2": ["I_raw | Bus-2 | zero"]}, "Bus 3": {"U BusBar 3": ["U | BusBar-3 | phase: A", "U | BusBar-3 | phase: B", "U | BusBar-3 | phase: C", "U | BusBar-3 | phase: N", "U | BusBar-3 | phase: AB", "U | BusBar-3 | phase: BC", "U | BusBar-3 | phase: CA"], "U CableLine 3": ["U | CableLine-3 | phase: A", "U | CableLine-3 | phase: B", "U | CableLine-3 | phase: C", "U | CableLine-3 | phase: N", "U | CableLine-3 | phase: AB", "U | CableLine-3 | phase: BC", "U | CableLine-3 | phase: CA"], "I phase 3": ["I | Bus-3 | phase: A", "I | Bus-3 | phase: B", "I | Bus-3 | phase: C"], "I zero 3": ["I | Bus-3 | zero"], "U_raw BusBar 3": ["U_raw | BusBar-3 | phase: A", "U_raw | BusBar-3 | phase: B", "U_raw | BusBar-3 | phase: C", "U_raw | BusBar-3 | phase: N", "U_raw | BusBar-3 | phase: AB", "U_raw | BusBar-3 | phase: BC", "U_raw | BusBar-3 | phase: CA"], "U_raw CableLine 3": ["U_raw | CableLine-3 | phase: A", "U_raw | CableLine-3 | phase: B", "U_raw | CableLine-3 | phase: C", "U_raw | CableLine-3 | phase: N", "U_raw | CableLine-3 | phase: AB", "U_raw | CableLine-3 | phase: BC", "U_raw | CableLine-3 | phase: CA"], "I_raw phase 3": ["I_raw | Bus-3 | phase: A", "I_raw | Bus-3 | phase: B", "I_raw | Bus-3 | phase: C"], "I_raw zero 3": ["I_raw | Bus-3 | zero"]}, "Bus 4": {"U BusBar 4": ["U | BusBar-4 | phase: A", "U | BusBar-4 | phase: B", "U | BusBar-4 | phase: C", "U | BusBar-4 | phase: N", "U | BusBar-4 | phase: AB", "U | BusBar-4 | phase: BC", "U | BusBar-4 | phase: CA"], "U CableLine 4": ["U | CableLine-4 | phase: A", "U | CableLine-4 | phase: B", "U | CableLine-4 | phase: C", "U | CableLine-4 | phase: N", "U | CableLine-4 | phase: AB", "U | CableLine-4 | phase: BC", "U | CableLine-4 | phase: CA"], "I phase 4": ["I | Bus-4 | phase: A", "I | Bus-4 | phase: B", "I | Bus-4 | phase: C"], "I zero 4": ["I | Bus-4 | zero"], "U_raw BusBar 4": ["U_raw | BusBar-4 | phase: A", "U_raw | BusBar-4 | phase: B", "U_raw | BusBar-4 | phase: C", "U_raw | BusBar-4 | phase: N", "U_raw | BusBar-4 | phase: AB", "U_raw | BusBar-4 | phase: BC", "U_raw | BusBar-4 | phase: CA"], "U_raw CableLine 4": ["U_raw | CableLine-4 | phase: A", "U_raw | CableLine-4 | phase: B", "U_raw | CableLine-4 | phase: C", "U_raw | CableLine-4 | phase: N", "U_raw | CableLine-4 | phase: AB", "U_raw | CableLine-4 | phase: BC", "U_raw | CableLine-4 | phase: CA"], "I_raw phase 4": ["I_raw | Bus-4 | phase: A", "I_raw | Bus-4 | phase: B", "I_raw | Bus-4 | phase: C"], "I_raw zero 4": ["I_raw | Bus-4 | zero"]}, "Bus 5": {"U BusBar 5": ["U | BusBar-5 | phase: A", "U | BusBar-5 | phase: B", "U | BusBar-5 | phase: C", "U | BusBar-5 | phase: N", "U | BusBar-5 | phase: AB", "U | BusBar-5 | phase: BC", "U | BusBar-5 | phase: CA"], "U CableLine 5": ["U | CableLine-5 | phase: A", "U | CableLine-5 | phase: B", "U | CableLine-5 | phase: C", "U | CableLine-5 | phase: N", "U | CableLine-5 | phase: AB", "U | CableLine-5 | phase: BC", "U | CableLine-5 | phase: CA"], "I phase 5": ["I | Bus-5 | phase: A", "I | Bus-5 | phase: B", "I | Bus-5 | phase: C"], "I zero 5": ["I | Bus-5 | zero"], "U_raw BusBar 5": ["U_raw | BusBar-5 | phase: A", "U_raw | BusBar-5 | phase: B", "U_raw | BusBar-5 | phase: C", "U_raw | BusBar-5 | phase: N", "U_raw | BusBar-5 | phase: AB", "U_raw | BusBar-5 | phase: BC", "U_raw | BusBar-5 | phase: CA"], "U_raw CableLine 5": ["U_raw | CableLine-5 | phase: A", "U_raw | CableLine-5 | phase: B", "U_raw | CableLine-5 | phase: C", "U_raw | CableLine-5 | phase: N", "U_raw | CableLine-5 | phase: AB", "U_raw | CableLine-5 | phase: BC", "U_raw | CableLine-5 | phase: CA"], "I_raw phase 5": ["I_raw | Bus-5 | phase: A", "I_raw | Bus-5 | phase: B", "I_raw | Bus-5 | phase: C"], "I_raw zero 5": ["I_raw | Bus-5 | zero"]}, "Bus 6": {"U BusBar 6": ["U | BusBar-6 | phase: A", "U | BusBar-6 | phase: B", "U | BusBar-6 | phase: C", "U | BusBar-6 | phase: N", "U | BusBar-6 | phase: AB", "U | BusBar-6 | phase: BC", "U | BusBar-6 | phase: CA"], "U CableLine 6": ["U | CableLine-6 | phase: A", "U | CableLine-6 | phase: B", "U | CableLine-6 | phase: C", "U | CableLine-6 | phase: N", "U | CableLine-6 | phase: AB", "U | CableLine-6 | phase: BC", "U | CableLine-6 | phase: CA"], "I phase 6": ["I | Bus-6 | phase: A", "I | Bus-6 | phase: B", "I | Bus-6 | phase: C"], "I zero 6": ["I | Bus-6 | zero"], "U_raw BusBar 6": ["U_raw | BusBar-6 | phase: A", "U_raw | BusBar-6 | phase: B", "U_raw | BusBar-6 | phase: C", "U_raw | BusBar-6 | phase: N", "U_raw | BusBar-6 | phase: AB", "U_raw | BusBar-6 | phase: BC", "U_raw | BusBar-6 | phase: CA"], "U_raw CableLine 6": ["U_raw | CableLine-6 | phase: A", "U_raw | CableLine-6 | phase: B", "U_raw | CableLine-6 | phase: C", "U_raw | CableLine-6 | phase: N", "U_raw | CableLine-6 | phase: AB", "U_raw | CableLine-6 | phase: BC", "U_raw | CableLine-6 | phase: CA"], "I_raw phase 6": ["I_raw | Bus-6 | phase: A", "I_raw | Bus-6 | phase: B", "I_raw | Bus-6 | phase: C"], "I_raw zero 6": ["I_raw | Bus-6 | zero"]}, "Bus 7": {"U BusBar 7": ["U | BusBar-7 | phase: A", "U | BusBar-7 | phase: B", "U | BusBar-7 | phase: C", "U | BusBar-7 | phase: N", "U | BusBar-7 | phase: AB", "U | BusBar-7 | phase: BC", "U | BusBar-7 | phase: CA"], "U CableLine 7": ["U | CableLine-7 | phase: A", "U | CableLine-7 | phase: B", "U | CableLine-7 | phase: C", "U | CableLine-7 | phase: N", "U | CableLine-7 | phase: AB", "U | CableLine-7 | phase: BC", "U | CableLine-7 | phase: CA"], "I phase 7": ["I | Bus-7 | phase: A", "I | Bus-7 | phase: B", "I | Bus-7 | phase: C"], "I zero 7": ["I | Bus-7 | zero"], "U_raw BusBar 7": ["U_raw | BusBar-7 | phase: A", "U_raw | BusBar-7 | phase: B", "U_raw | BusBar-7 | phase: C", "U_raw | BusBar-7 | phase: N", "U_raw | BusBar-7 | phase: AB", "U_raw | BusBar-7 | phase: BC", "U_raw | BusBar-7 | phase: CA"], "U_raw CableLine 7": ["U_raw | CableLine-7 | phase: A", "U_raw | CableLine-7 | phase: B", "U_raw | CableLine-7 | phase: C", "U_raw | CableLine-7 | phase: N", "U_raw | CableLine-7 | phase: AB", "U_raw | CableLine-7 | phase: BC", "U_raw | CableLine-7 | phase: CA"], "I_raw phase 7": ["I_raw | Bus-7 | phase: A", "I_raw | Bus-7 | phase: B", "I_raw | Bus-7 | phase: C"], "I_raw zero 7": ["I_raw | Bus-7 | zero"]}, "Bus 8": {"U BusBar 8": ["U | BusBar-8 | phase: A", "U | BusBar-8 | phase: B", "U | BusBar-8 | phase: C", "U | BusBar-8 | phase: N", "U | BusBar-8 | phase: AB", "U | BusBar-8 | phase: BC", "U | BusBar-8 | phase: CA"], "U CableLine 8": ["U | CableLine-8 | phase: A", "U | CableLine-8 | phase: B", "U | CableLine-8 | phase: C", "U | CableLine-8 | phase: N", "U | CableLine-8 | phase: AB", "U | CableLine-8 | phase: BC", "U | CableLine-8 | phase: CA"], "I phase 8": ["I | Bus-8 | phase: A", "I | Bus-8 | phase: B", "I | Bus-8 | phase: C"], "I zero 8": ["I | Bus-8 | zero"], "U_raw BusBar 8": ["U_raw | BusBar-8 | phase: A", "U_raw | BusBar-8 | phase: B", "U_raw | BusBar-8 | phase: C", "U_raw | BusBar-8 | phase: N", "U_raw | BusBar-8 | phase: AB", "U_raw | BusBar-8 | phase: BC", "U_raw | BusBar-8 | phase: CA"], "U_raw CableLine 8": ["U_raw | CableLine-8 | phase: A", "U_raw | CableLine-8 | phase: B", "U_raw | CableLine-8 | phase: C", "U_raw | CableLine-8 | phase: N", "U_raw | CableLine-8 | phase: AB", "U_raw | CableLine-8 | phase: BC", "U_raw | CableLine-8 | phase: CA"], "I_raw phase 8": ["I_raw | Bus-8 | phase: A", "I_raw | Bus-8 | phase: B", "I_raw | Bus-8 | phase: C"], "I_raw zero 8": ["I_raw | Bus-8 | zero"]}, "Diff current": {"Diff 1": ["I | dif-1 | phase: A", "I | dif-1 | phase: B", "I | dif-1 | phase: C", "I | braking-1 | phase: A", "I | braking-1 | phase: B", "I | braking-1 | phase: C"]}}