/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6785";
	interrupt-parent = <0x1>;
	model = "MT6785";

	__symbols__ {
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		adsp_common = "/adsp_common@10600000";
		adsp_core0 = "/adsp_core0@10610000";
		afe = "/mt6785-afe-pcm@11210000";
		apdma = "/dma-controller@11000880";
		apmixed = "/apmixed@1000c000";
		apu0 = "/apu0@19180000";
		apu1 = "/apu1@19280000";
		apu_conn = "/apu_conn@19000000";
		apu_vcore = "/apu_vcore@19020000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audio = "/audio@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		camera0_mclk_2ma = "/pinctrl/camera0_mclk_2ma@gpio116";
		camera0_mclk_4ma = "/pinctrl/camera0_mclk_4ma@gpio116";
		camera0_mclk_6ma = "/pinctrl/camera0_mclk_6ma@gpio116";
		camera0_mclk_8ma = "/pinctrl/camera0_mclk_8ma@gpio116";
		camera0_mclk_off = "/pinctrl/camera0_mclk_gpio_mode@gpio116";
		camera0_pdn_high = "/pinctrl/camera0_pdn_output_high@gpio93";
		camera0_pdn_low = "/pinctrl/camera0_pdn_output_low@gpio93";
		camera0_rst_high = "/pinctrl/camera0_rst_output_high@gpio118";
		camera0_rst_low = "/pinctrl/camera0_rst_output_low@gpio118";
		camera0_vcama_off = "/pinctrl/camera0_vcama_output_low@gpio114";
		camera0_vcama_on = "/pinctrl/camera0_vcama_output_high@gpio114";
		camera0_vcamd_off = "/pinctrl/camera0_vcamd_output_low@gpio114";
		camera0_vcamd_on = "/pinctrl/camera0_vcamd_output_high@gpio114";
		camera1_mclk_2ma = "/pinctrl/camera1_mclk_2ma@gpio120";
		camera1_mclk_4ma = "/pinctrl/camera1_mclk_4ma@gpio120";
		camera1_mclk_6ma = "/pinctrl/camera1_mclk_6ma@gpio120";
		camera1_mclk_8ma = "/pinctrl/camera1_mclk_8ma@gpio120";
		camera1_mclk_off = "/pinctrl/camera1_mclk_gpio_mode@gpio120";
		camera1_pdn_high = "/pinctrl/camera1_pdn_output_high@gpio122";
		camera1_pdn_low = "/pinctrl/camera1_pdn_output_low@gpio122";
		camera1_rst_high = "/pinctrl/camera1_rst_output_high@gpio124";
		camera1_rst_low = "/pinctrl/camera1_rst_output_low@gpio124";
		camera1_vcama_off = "/pinctrl/camera1_vcama_output_low@gpio123";
		camera1_vcama_on = "/pinctrl/camera1_vcama_output_hgigh@gpio123";
		camera1_vcamd_off = "/pinctrl/camera1_vcamd_output_low@gpio122";
		camera1_vcamd_on = "/pinctrl/camera1_vcamd_output_high@gpio122";
		camera2_mclk_2ma = "/pinctrl/camera2_mclk_2ma@gpio121";
		camera2_mclk_4ma = "/pinctrl/camera2_mclk_4ma@gpio121";
		camera2_mclk_6ma = "/pinctrl/camera2_mclk_6ma@gpio121";
		camera2_mclk_8ma = "/pinctrl/camera2_mclk_8ma@gpio121";
		camera2_mclk_off = "/pinctrl/camera2_mclk_gpio_mode@gpio121";
		camera2_pdn_high = "/pinctrl/camera2_pdn_output_high@gpio123";
		camera2_pdn_low = "/pinctrl/camera2_pdn_output_low@gpio123";
		camera2_rst_high = "/pinctrl/camera2_rst_output_high@gpio125";
		camera2_rst_low = "/pinctrl/camera2_rst_output_low@gpio125";
		camera2_vcama_off = "/pinctrl/camera2_vcama_output_low@gpio123";
		camera2_vcama_on = "/pinctrl/camera2_vcama_output_high@gpio123";
		camera2_vcamd_off = "/pinctrl/camera2_vcamd_output_low@gpio123";
		camera2_vcamd_on = "/pinctrl/camera2_vcamd_output_high@gpio123";
		camera3_mclk_2ma = "/pinctrl/camera3_mclk_2ma@gpio117";
		camera3_mclk_4ma = "/pinctrl/camera3_mclk_4ma@gpio117";
		camera3_mclk_6ma = "/pinctrl/camera3_mclk_6ma@gpio117";
		camera3_mclk_8ma = "/pinctrl/camera3_mclk_8ma@gpio117";
		camera3_mclk_off = "/pinctrl/camera3_mclk_gpio_mode@gpio117";
		camera3_pdn_high = "/pinctrl/camera3_pdn_output_high@gpio115";
		camera3_pdn_low = "/pinctrl/camera3_pdn_output_low@gpio115";
		camera3_rst_high = "/pinctrl/camera3_rst_output_high@gpio119";
		camera3_rst_low = "/pinctrl/camera3_rst_output_low@gpio119";
		camera3_vcama_off = "/pinctrl/camera3_vcama_output_low@gpio195";
		camera3_vcama_on = "/pinctrl/camera3_vcama_output_high@gpio195";
		camera3_vcamd_off = "/pinctrl/camera3_vcamd_output_low@gpio195";
		camera3_vcamd_on = "/pinctrl/camera3_vcamd_output_high@gpio195";
		camera4_mclk_2ma = "/pinctrl/camera4_mclk_2ma@gpio196";
		camera4_mclk_4ma = "/pinctrl/camera4_mclk_4ma@gpio196";
		camera4_mclk_6ma = "/pinctrl/camera4_mclk_6ma@gpio196";
		camera4_mclk_8ma = "/pinctrl/camera4_mclk_8ma@gpio196";
		camera4_mclk_off = "/pinctrl/camera4_mclk_gpio_mode@gpio196";
		camera4_pdn_high = "/pinctrl/camera4_pdn_output_high@gpio115";
		camera4_pdn_low = "/pinctrl/camera4_pdn_output_low@gpio115";
		camera4_rst_high = "/pinctrl/camera4_rst_output_high@gpio197";
		camera4_rst_low = "/pinctrl/camera4_rst_output_low@gpio197";
		camera4_vcama_off = "/pinctrl/camera4_vcama_output_low@gpio195";
		camera4_vcama_on = "/pinctrl/camera4_vcama_output_high@gpio195";
		camera4_vcamd_off = "/pinctrl/camera4_vcamd_output_low@gpio195";
		camera4_vcamd_on = "/pinctrl/camera4_vcamd_output_high@gpio195";
		camera_pins_cam_mipi_sel_0 = "/pinctrl/mipi_sel@0";
		camera_pins_cam_mipi_sel_1 = "/pinctrl/mipi_sel@1";
		camera_pins_default = "/pinctrl/camdefault";
		camsys = "/camsys@1a000000";
		charger = "/charger";
		chosen = "/chosen";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		consys = "/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		dcm = "/dcm";
		dfd_cache = "/dfd_cache";
		disp_color0 = "/disp_color0@1400e000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		drcc = "/drcc";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		eem_fsm = "/eem_fsm@1100b000";
		eint = "/apirq@1000b000";
		emi = "/emi@10219000";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_svp = "/gce_mbox_svp@10228000";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@11005000";
		i2c7 = "/i2c7@1101a000";
		i2c8 = "/i2c8@1101b000";
		i2c9 = "/i2c9@11015000";
		i2c_common = "/i2c_common";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		imgsys = "/imgsys@15020000";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bl = "/iocfg_bl@11e20000";
		iocfg_br = "/iocfg_br@11d10000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tl = "/iocfg_tl@11f30000";
		iommu0_bank1 = "/m4u@10221000";
		iommu0_bank2 = "/m4u@10222000";
		iommu0_bank3 = "/m4u@10223000";
		iommu1_bank1 = "/m4u@10250000";
		iommu1_bank2 = "/m4u@10251000";
		iommu1_bank3 = "/m4u@10252000";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		keypad = "/kp@10010000";
		lk_charger = "/lk_charger";
		main_pmic = "/pwrap@1000d000/mt6359-pmic";
		mcdi = "/mcdi@0011b000";
		mcdi_cluster = "/cpus/idle-states/mcdi-cluster";
		mcdi_cpu = "/cpus/idle-states/mcdi-cpu";
		mcucfg = "/mcucfg@0c530000";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal = "/mdp_aal0@1401b000";
		mdp_hdr = "/mdp_hdr0@1401c000";
		mdp_rdma0 = "/mdp_rdma0@14001000";
		mdp_rdma1 = "/mdp_rdma1@14002000";
		mdp_rsz0 = "/mdp_rsz0@14003000";
		mdp_rsz1 = "/mdp_rsz1@14004000";
		mdp_tdshp = "/mdp_tdshp0@14007000";
		mdp_wrot0 = "/mdp_wrot0@14005000";
		mdp_wrot1 = "/mdp_wrot1@14020000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mm_mutex = "/mm_mutex@14016000";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/msdc@11230000/msdc0@default";
		msdc0_pins_hs200 = "/msdc@11230000/msdc0@hs200";
		msdc0_pins_hs400 = "/msdc@11230000/msdc0@hs400";
		msdc0_register_setting_default = "/msdc@11230000/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		msdc1_pins_ddr50 = "/msdc@11240000/msdc1@ddr50";
		msdc1_pins_default = "/msdc@11240000/msdc1@default";
		msdc1_pins_sdr104 = "/msdc@11240000/msdc1@sdr104";
		msdc1_pins_sdr50 = "/msdc@11240000/msdc1@sdr50";
		msdc1_register_setting_default = "/msdc@11240000/msdc1@register_default";
		mt6359_misc = "/pwrap@1000d000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@1000d000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@1000d000/mt6359-pmic/mt6359regulator";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtkfb = "/mtkfb";
		mtu3_0 = "/mtu3_0@11200000";
		odm = "/odm";
		pd_adapter = "/pd_adapter";
		pio = "/pinctrl";
		pmic = "/pwrap@1000d000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		reserved_memory = "/reserved-memory";
		rt9465_slave_chr = "/rt9465_slave_chr";
		scpsys = "/scpsys@10001000";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14017000";
		smi_larb1 = "/smi_larb1@14018000";
		smi_larb10 = "/smi_larb10@15032000";
		smi_larb11 = "/smi_larb11@15033000";
		smi_larb2 = "/smi_larb2@16010000";
		smi_larb3 = "/smi_larb3@17010000";
		smi_larb4 = "/smi_larb4@1502f000";
		smi_larb5 = "/smi_larb5@15021000";
		smi_larb6 = "/smi_larb6@1a001000";
		smi_larb7 = "/smi_larb7@1a002000";
		smi_larb8 = "/smi_larb8@15030000";
		smi_larb9 = "/smi_larb9@15031000";
		snd_audio_dsp = "/snd_audio_dsp";
		sound = "/sound";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		standby = "/cpus/idle-states/standby";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		suspend = "/cpus/idle-states/suspend";
		sysirq = "/intpol-controller@0";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		tfa98xx = "/i2c6@11005000/tfa98xx@34";
		thermal_message = "/thermal-message";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		ts_focal = "/ts_focal";
		ts_novatek = "/ts_novatek";
		ufshci = "/ufshci@11270000";
		usb0 = "/usb3@11200000";
		usb0phy = "/usbphy0@11E40000";
		usbphy0 = "/usbphy";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vproc_buck = "/vproc_buck";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		xhci0 = "/usb3_xhci@11200000";
		xiaomi_touch = "/xiaomi_touch";
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0x0 0xf0420000 0x0 0x1000>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0x0 0xf0410000 0x0 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0x0 0xf0160000 0x0 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0x0 0xf0400000 0x0 0x1000>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x135>;
	};

	adsp_common@10600000 {
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		clock-names = "clk_adsp_infra", "clk_top_adsp_sel", "clk_adsp_clk26m", "clk_top_mmpll_d4", "clk_top_adsppll_d4", "clk_top_adsppll_d6";
		clocks = <0x21 0x68 0x12 0x73 0x13 0x12 0x69 0x12 0x94 0x12 0x96>;
		compatible = "mediatek,adsp_common";
		phandle = <0xff>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	adsp_core0@10610000 {
		compatible = "mediatek,adsp_core_0";
		interrupts = <0x0 0xb6 0x8 0x0 0xb7 0x8>;
		phandle = <0x100>;
		reg = <0x0 0x10600000 0x0 0x10000 0x0 0x10630000 0x0 0x9000 0x0 0x10610000 0x0 0x8000>;
		system = <0x0 0x56000000 0x0 0x700000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0x0 0x83090000 0x0 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0x0 0x87090000 0x0 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0x0 0x82800000 0x0 0x1000>;
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0x0 0x60000000 0x0 0x1000>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x14e 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xae 0x8>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xb0 0x8>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xb3 0x8>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xb4 0x8>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		interrupts = <0x0 0x76 0x8>;
		reg = <0x0 0x11000000 0x0 0x1000>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0x0 0x82c30000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x1000>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x1000>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		interrupts = <0x0 0xcc 0x4>;
		phandle = <0x1c>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0xb2>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	apu0@19180000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu0", "syscon";
		interrupts = <0x0 0x145 0x8>;
		phandle = <0x68>;
		reg = <0x0 0x19180000 0x0 0x1000>;
	};

	apu1@19280000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu1", "syscon";
		interrupts = <0x0 0x146 0x8>;
		phandle = <0x69>;
		reg = <0x0 0x19280000 0x0 0x1000>;
	};

	apu_conn@19000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_conn", "syscon";
		phandle = <0x6a>;
		reg = <0x0 0x19000000 0x0 0x1000>;
	};

	apu_dvfs@19180000 {
		compatible = "mediatek,apu_dvfs";
		reg = <0x0 0x19180000 0x0 0x1000>;
	};

	apu_vcore@19020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_vcore", "syscon";
		phandle = <0x6b>;
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	apxgpt@10008000 {
		clocks = <0x1e>;
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xcb 0x8>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x58 0x1>;
	};

	audio@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x35>;
		reg = <0x0 0x11210000 0x0 0x1000>;
	};

	audio_sram@11211000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x12000 0x18000>;
		prefer_mode = <0x1>;
		reg = <0x0 0x11211000 0x0 0x18000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x21 0x24>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x2>;
		mediatek,cali-efuse-index = <0x6a>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x22>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	avc_mv@16023000 {
		compatible = "mediatek,avc_mv";
		reg = <0x0 0x16023000 0x0 0x1000>;
	};

	avc_vld@16022000 {
		compatible = "mediatek,avc_vld";
		reg = <0x0 0x16022000 0x0 0x1000>;
	};

	avs_vld@16027000 {
		compatible = "mediatek,avs_vld";
		reg = <0x0 0x16027000 0x0 0x1000>;
	};

	axi2acp_smi_common@10256000 {
		compatible = "mediatek,axi2acp_smi_common";
		reg = <0x0 0x10256000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xfa>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x5>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xaad2 0x384 0x1c3 0xaa3c 0x384 0x386 0xa9b4 0x391 0x549 0xa935 0x39d 0x70c 0xa8b5 0x39d 0x8d0 0xa83d 0x39d 0xa93 0xa7c4 0x39d 0xc56 0xa74c 0x39d 0xe19 0xa6d4 0x39d 0xfdc 0xa65b 0x39d 0x119f 0xa5e7 0x3d7 0x1362 0xa573 0x40b 0x1525 0xa4fb 0x3bf 0x16e8 0xa483 0x3a6 0x18ac 0xa40f 0x39d 0x1a6f 0xa39e 0x3a1 0x1c32 0xa32d 0x3b4 0x1df5 0xa2bc 0x3b6 0x1fb8 0xa24c 0x3b6 0x217b 0xa1db 0x3b6 0x233e 0xa16a 0x3b6 0x2501 0xa100 0x3c7 0x26c4 0xa092 0x3c4 0x2888 0xa023 0x3ba 0x2a4b 0x9fba 0x3cd 0x2c0e 0x9f51 0x3cf 0x2dd1 0x9eec 0x3da 0x2f94 0x9e8a 0x3e8 0x3157 0x9e28 0x3e8 0x331a 0x9dc7 0x3e8 0x34dd 0x9d65 0x3e8 0x36a0 0x9d03 0x3e8 0x3864 0x9ca1 0x3e8 0x3a27 0x9c4e 0x3f9 0x3bea 0x9bf6 0x401 0x3dad 0x9b9e 0x406 0x3f70 0x9b4c 0x419 0x4133 0x9af9 0x42c 0x42f6 0x9aa6 0x44a 0x44b9 0x9a4f 0x465 0x467c 0x99ee 0x465 0x4840 0x9968 0x41e 0x4a03 0x98e0 0x3de 0x4bc6 0x9864 0x3b6 0x4d89 0x980a 0x3b6 0x4f4c 0x97b7 0x3b6 0x510f 0x976e 0x3b6 0x52d2 0x972d 0x3b6 0x5495 0x96f1 0x3b6 0x5658 0x96b5 0x3b6 0x581c 0x9679 0x3aa 0x59df 0x963f 0x39d 0x5ba2 0x960a 0x39d 0x5d65 0x95dd 0x3b0 0x5f28 0x95ab 0x3aa 0x60eb 0x9579 0x39d 0x62ae 0x954c 0x39d 0x6471 0x9526 0x3b0 0x6634 0x9501 0x3b6 0x67f8 0x94db 0x3bc 0x69bb 0x94b5 0x3cf 0x6b7e 0x9490 0x3cf 0x6d41 0x946a 0x3cf 0x6f04 0x9447 0x3cf 0x70c7 0x9429 0x3cf 0x728a 0x940b 0x3e2 0x744d 0x93ed 0x3f5 0x7610 0x93cc 0x401 0x77d4 0x93a5 0x400 0x7997 0x935a 0x3da 0x7b5a 0x930f 0x3c2 0x7d1d 0x92c9 0x3b6 0x7ee0 0x928e 0x3b6 0x80a3 0x9261 0x3b6 0x8266 0x922e 0x3b6 0x8429 0x91fd 0x3b6 0x85ec 0x91d0 0x3b6 0x87b0 0x91aa 0x3b6 0x8973 0x918a 0x3c4 0x8b36 0x9166 0x3cf 0x8cf9 0x9139 0x3cf 0x8ebc 0x9104 0x3cf 0x907f 0x90ca 0x3c1 0x9242 0x9093 0x3c5 0x9405 0x9063 0x3e6 0x95c8 0x9018 0x3d3 0x978c 0x8fd8 0x3b2 0x994f 0x8faf 0x3a5 0x9b12 0x8fa0 0x3ba 0x9cd5 0x8f91 0x3e0 0x9e98 0x8f82 0x414 0xa05b 0x8f5f 0x44c 0xa21e 0x8f0c 0x473 0xa3e1 0x8e04 0x415 0xa5a4 0x8c64 0x41f 0xa768 0x8a3d 0x44d 0xa92b 0x8773 0x496 0xaaee 0x8340 0x552 0xacb1 0x7a75 0x1593 0xae74 0x71e8 0xb9f>;
		battery0_profile_t0_col = <0x3>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xaac8 0x47e 0x1c3 0xaa50 0x47e 0x386 0xa9d2 0x471 0x549 0xa955 0x465 0x70c 0xa8dd 0x465 0x8d0 0xa865 0x465 0xa93 0xa7ec 0x465 0xc56 0xa777 0x465 0xe19 0xa706 0x465 0xfdc 0xa68d 0x465 0x119f 0xa614 0x49f 0x1362 0xa59d 0x4d3 0x1525 0xa52c 0x487 0x16e8 0xa4b5 0x46e 0x18ac 0xa441 0x46f 0x1a6f 0xa3d0 0x47e 0x1c32 0xa35f 0x47e 0x1df5 0xa2ee 0x47e 0x1fb8 0xa27e 0x488 0x217b 0xa20e 0x49b 0x233e 0xa1a5 0x4ae 0x2501 0xa135 0x49f 0x26c4 0xa0c4 0x497 0x2888 0xa055 0x49b 0x2a4b 0x9fec 0x4ae 0x2c0e 0x9f83 0x4b0 0x2dd1 0x9f27 0x4bb 0x2f94 0x9ed0 0x4ce 0x3157 0x9e6e 0x4e0 0x331a 0x9e06 0x4f3 0x34dd 0x9d98 0x4fb 0x36a0 0x9d29 0x500 0x3864 0x9cc0 0x513 0x3a27 0x9c65 0x525 0x3bea 0x9c06 0x52d 0x3dad 0x9ba8 0x532 0x3f70 0x9b56 0x545 0x4133 0x9b0a 0x558 0x42f6 0x9aba 0x55f 0x44b9 0x9a63 0x55f 0x467c 0x9a02 0x55f 0x4840 0x9983 0x52a 0x4a03 0x9902 0x4e5 0x4bc6 0x9888 0x49f 0x4d89 0x981f 0x466 0x4f4c 0x97cb 0x465 0x510f 0x9782 0x465 0x52d2 0x9741 0x465 0x5495 0x9705 0x465 0x5658 0x96c9 0x452 0x581c 0x968d 0x44c 0x59df 0x9653 0x44c 0x5ba2 0x961e 0x44c 0x5d65 0x95f1 0x44c 0x5f28 0x95c4 0x459 0x60eb 0x9597 0x465 0x62ae 0x956a 0x465 0x6471 0x9544 0x465 0x6634 0x951f 0x472 0x67f8 0x94f9 0x47e 0x69bb 0x94d3 0x47e 0x6b7e 0x94ae 0x47e 0x6d41 0x948d 0x48b 0x6f04 0x946f 0x497 0x70c7 0x9451 0x497 0x728a 0x9433 0x4aa 0x744d 0x9415 0x4b0 0x7610 0x93f7 0x4b7 0x77d4 0x93d9 0x4c8 0x7997 0x93b3 0x4b6 0x7b5a 0x9388 0x4a3 0x7d1d 0x9358 0x489 0x7ee0 0x9324 0x465 0x80a3 0x92f7 0x465 0x8266 0x92ca 0x465 0x8429 0x92a0 0x465 0x85ec 0x927a 0x465 0x87b0 0x925c 0x465 0x8973 0x9239 0x465 0x8b36 0x9213 0x46c 0x8cf9 0x91ed 0x47d 0x8ebc 0x91b8 0x46a 0x907f 0x9183 0x473 0x9242 0x914e 0x47e 0x9405 0x9118 0x480 0x95c8 0x90dc 0x493 0x978c 0x908f 0x47a 0x994f 0x9053 0x46d 0x9b12 0x9036 0x480 0x9cd5 0x9027 0x493 0x9e98 0x9018 0x4b4 0xa05b 0x9003 0x4da 0xa21e 0x8fda 0x4ff 0xa3e1 0x8f62 0x525 0xa5a4 0x8e0f 0x501 0xa768 0x8c35 0x50d 0xa92b 0x89d9 0x570 0xaaee 0x866a 0x5f3 0xacb1 0x7f79 0xc4e 0xae74 0x76a2 0x173e>;
		battery0_profile_t1_col = <0x3>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xaa3c 0x7bc 0x1c3 0xa9b5 0x7b8 0x386 0xa932 0x7aa 0x549 0xa8b3 0x7a4 0x70c 0xa833 0x7b7 0x8d0 0xa7bb 0x7a4 0xa93 0xa73d 0x791 0xc56 0xa6c0 0x77e 0xe19 0xa648 0x76c 0xfdc 0xa5d7 0x77f 0x119f 0xa560 0x7f9 0x1362 0xa4e9 0x859 0x1525 0xa478 0x79d 0x16e8 0xa401 0x785 0x18ac 0xa38d 0x785 0x1a6f 0xa31c 0x785 0x1c32 0xa2ab 0x785 0x1df5 0xa241 0x796 0x1fb8 0xa1d4 0x79e 0x217b 0xa163 0x79e 0x233e 0xa0f2 0x79e 0x2501 0xa088 0x79e 0x26c4 0xa01f 0x7a9 0x2888 0x9fb9 0x7bb 0x2a4b 0x9f5f 0x7ce 0x2c0e 0x9f0b 0x803 0x2dd1 0x9eb0 0x83b 0x2f94 0x9e47 0x866 0x3157 0x9dc7 0x866 0x331a 0x9d39 0x855 0x34dd 0x9cb8 0x84d 0x36a0 0x9c45 0x84d 0x3864 0x9be3 0x84d 0x3a27 0x9b9e 0x870 0x3bea 0x9b51 0x869 0x3dad 0x9afe 0x84d 0x3f70 0x9aac 0x84d 0x4133 0x9a52 0x83b 0x42f6 0x99ee 0x812 0x44b9 0x9981 0x7da 0x467c 0x9909 0x7a1 0x4840 0x989f 0x757 0x4a03 0x983f 0x73a 0x4bc6 0x97e7 0x72f 0x4d89 0x9794 0x70a 0x4f4c 0x9750 0x708 0x510f 0x970b 0x6fc 0x52d2 0x96c9 0x6f5 0x5495 0x968d 0x708 0x5658 0x9658 0x6f5 0x581c 0x9624 0x6fb 0x59df 0x95f1 0x70e 0x5ba2 0x95c4 0x721 0x5d65 0x9597 0x721 0x5f28 0x956a 0x72e 0x60eb 0x953f 0x73a 0x62ae 0x951a 0x73a 0x6471 0x94ed 0x727 0x6634 0x94ca 0x73a 0x67f8 0x94a9 0x753 0x69bb 0x9484 0x753 0x6b7e 0x9465 0x766 0x6d41 0x9447 0x76c 0x6f04 0x9429 0x773 0x70c7 0x940b 0x785 0x728a 0x93f5 0x798 0x744d 0x93d9 0x791 0x7610 0x93be 0x78c 0x77d4 0x93a7 0x79e 0x7997 0x9389 0x79e 0x7b5a 0x9370 0x7ab 0x7d1d 0x9354 0x7b0 0x7ee0 0x932e 0x7a0 0x80a3 0x9309 0x7c5 0x8266 0x92de 0x7c3 0x8429 0x92b6 0x7be 0x85ec 0x9298 0x7d2 0x87b0 0x9272 0x7f8 0x8973 0x9247 0x81d 0x8b36 0x9217 0x843 0x8cf9 0x91e2 0x867 0x8ebc 0x91a6 0x87a 0x907f 0x916f 0x88d 0x9242 0x9132 0x8a7 0x9405 0x90e6 0x8ce 0x95c8 0x909b 0x907 0x978c 0x9071 0x931 0x994f 0x9059 0x978 0x9b12 0x904a 0x9e5 0x9cd5 0x9033 0xa30 0x9e98 0x900b 0xab6 0xa05b 0x8fa5 0xb44 0xa21e 0x8ed9 0xbd0 0xa3e1 0x8d1d 0xc9f 0xa5a4 0x8abc 0xdd5 0xa768 0x8772 0xf9f 0xa92b 0x8288 0x139b 0xaaee 0x7514 0x1390 0xacb1 0x72ce 0xe74 0xae74 0x72ce 0xe74>;
		battery0_profile_t2_col = <0x3>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xa91a 0xe74 0x1c3 0xa884 0xe74 0x386 0xa7f7 0xe5b 0x549 0xa775 0xe4f 0x70c 0xa6fd 0xe74 0x8d0 0xa685 0xe4e 0xa93 0xa60c 0xe28 0xc56 0xa594 0xe09 0xe19 0xa51c 0xdf7 0xfdc 0xa4ab 0xe0a 0x119f 0xa434 0xee1 0x1362 0xa3be 0xf85 0x1525 0xa355 0xe0d 0x16e8 0xa2df 0xdbd 0x18ac 0xa26f 0xdb6 0x1a6f 0xa205 0xdc5 0x1c32 0xa19c 0xdc5 0x1df5 0xa12c 0xdb4 0x1fb8 0xa0c0 0xda2 0x217b 0xa058 0xda0 0x233e 0x9ff6 0xdd8 0x2501 0x9f9b 0xdef 0x26c4 0x9f41 0xe17 0x2888 0x9ee5 0xe54 0x2a4b 0x9e83 0xe9f 0x2c0e 0x9e00 0xe62 0x2dd1 0x9d6b 0xe17 0x2f94 0x9cd3 0xdd5 0x3157 0x9c4c 0xdaf 0x331a 0x9bd9 0xd78 0x34dd 0x9b7a 0xd82 0x36a0 0x9b27 0xd9e 0x3864 0x9ad4 0xd65 0x3a27 0x9a82 0xd72 0x3bea 0x9a26 0xd42 0x3dad 0x99c6 0xcfd 0x3f70 0x996c 0xcfd 0x4133 0x990b 0xcb7 0x42f6 0x98a9 0xc82 0x44b9 0x9849 0xc5d 0x467c 0x97ef 0xc37 0x4840 0x97a3 0xc35 0x4a03 0x9757 0xc35 0x4bc6 0x970d 0xc2a 0x4d89 0x96ca 0xc04 0x4f4c 0x9695 0xc15 0x510f 0x965b 0xc34 0x52d2 0x9621 0xc4e 0x5495 0x95ed 0xc4e 0x5658 0x95c0 0xc4e 0x581c 0x958e 0xc42 0x59df 0x955e 0xc4d 0x5ba2 0x9538 0xc99 0x5d65 0x950b 0xc86 0x5f28 0x94e3 0xc99 0x60eb 0x94c0 0xcbf 0x62ae 0x94a2 0xce4 0x6471 0x947c 0xce4 0x6634 0x945c 0xd0a 0x67f8 0x943e 0xd29 0x69bb 0x9420 0xd17 0x6b7e 0x9409 0xd62 0x6d41 0x93f3 0xd7a 0x6f04 0x93df 0xd9b 0x70c7 0x93d0 0xdf8 0x728a 0x93c1 0xe1e 0x744d 0x93ac 0xe50 0x7610 0x9396 0xe8f 0x77d4 0x937f 0xed9 0x7997 0x9361 0xeeb 0x7b5a 0x9343 0xf0b 0x7d1d 0x9325 0xf3f 0x7ee0 0x9306 0xf8a 0x80a3 0x92d9 0xfc2 0x8266 0x92b1 0x1015 0x8429 0x9289 0x107a 0x85ec 0x925b 0x10eb 0x87b0 0x921f 0x115c 0x8973 0x91e2 0x11da 0x8b36 0x91a6 0x125e 0x8cf9 0x916a 0x12e4 0x8ebc 0x912e 0x138d 0x907f 0x90dc 0x141b 0x9242 0x9093 0x14ae 0x9405 0x9068 0x1561 0x95c8 0x9051 0x1656 0x978c 0x9035 0x1767 0x994f 0x9014 0x18c2 0x9b12 0x8fe5 0x1a75 0x9cd5 0x8f6d 0x1c38 0x9e98 0x8e23 0x1dde 0xa05b 0x8c3a 0x2055 0xa21e 0x89b1 0x241f 0xa3e1 0x85f7 0x29ec 0xa5a4 0x8013 0x2e10 0xa768 0x7544 0x14ff 0xa92b 0x7544 0x14ff 0xaaee 0x7544 0x14ff 0xacb1 0x7544 0x14ff 0xae74 0x7544 0x14ff>;
		battery0_profile_t3_col = <0x3>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xaa8c 0x1ff4 0x1c3 0xa9d8 0x1ff0 0x386 0xa932 0x2015 0x549 0xa897 0x200d 0x70c 0xa801 0x1f8b 0x8d0 0xa779 0x1f65 0xa93 0xa6f7 0x1f33 0xc56 0xa67a 0x1f0e 0xe19 0xa601 0x1f0c 0xfdc 0xa582 0x1eae 0x119f 0xa502 0x1ff9 0x1362 0xa485 0x2115 0x1525 0xa414 0x1e96 0x16e8 0xa3a3 0x1e25 0x18ac 0xa333 0x1e0a 0x1a6f 0xa2c2 0x1df3 0x1c32 0xa251 0x1dcd 0x1df5 0xa1e0 0x1db8 0x1fb8 0xa170 0x1d9b 0x217b 0xa102 0x1d7e 0x233e 0xa0a0 0x1d7e 0x2501 0xa045 0x1d8f 0x26c4 0x9fe7 0x1da2 0x2888 0x9f83 0x1db0 0x2a4b 0x9f1a 0x1db0 0x2c0e 0x9e9c 0x1d7d 0x2dd1 0x9e10 0x1d2f 0x2f94 0x9d77 0x1cd1 0x3157 0x9cda 0x1c73 0x331a 0x9c49 0x1c15 0x34dd 0x9bc8 0x1bd8 0x36a0 0x9b53 0x1bc1 0x3864 0x9aea 0x1bd4 0x3a27 0x9a8f 0x1bc4 0x3bea 0x9a39 0x1bc7 0x3dad 0x99e6 0x1bc1 0x3f70 0x9994 0x1b76 0x4133 0x9941 0x1b4e 0x42f6 0x98ee 0x1b4a 0x44b9 0x989b 0x1b4e 0x467c 0x9849 0x1b28 0x4840 0x97f6 0x1b03 0x4a03 0x97a7 0x1b0b 0x4bc6 0x975b 0x1b20 0x4d89 0x9710 0x1b0d 0x4f4c 0x96cc 0x1b0d 0x510f 0x968d 0x1b3e 0x52d2 0x9651 0x1b77 0x5495 0x9615 0x1b8a 0x5658 0x95e0 0x1b77 0x581c 0x95ac 0x1b8a 0x59df 0x9579 0x1baf 0x5ba2 0x954c 0x1bd5 0x5d65 0x951f 0x1c20 0x5f28 0x94f7 0x1c5f 0x60eb 0x94d1 0x1c7e 0x62ae 0x94ac 0x1c6c 0x6471 0x948e 0x1cdc 0x6634 0x9475 0x1d34 0x67f8 0x945e 0x1d8c 0x69bb 0x9448 0x1dfc 0x6b7e 0x9439 0x1e47 0x6d41 0x9425 0x1ec6 0x6f04 0x9411 0x1f5c 0x70c7 0x9401 0x1ff1 0x728a 0x93eb 0x203c 0x744d 0x93da 0x2094 0x7610 0x93c8 0x20f9 0x77d4 0x93b1 0x216c 0x7997 0x939b 0x2215 0x7b5a 0x9389 0x22a4 0x7d1d 0x9375 0x2335 0x7ee0 0x9357 0x23e0 0x80a3 0x9339 0x24af 0x8266 0x931b 0x2548 0x8429 0x92fc 0x25f0 0x85ec 0x92de 0x26cf 0x87b0 0x92b0 0x278b 0x8973 0x9283 0x287e 0x8b36 0x9253 0x2994 0x8cf9 0x921e 0x2ac0 0x8ebc 0x91e2 0x2bed 0x907f 0x91a6 0x2d5f 0x9242 0x9169 0x2ee4 0x9405 0x912a 0x3059 0x95c8 0x90d7 0x3173 0x978c 0x9096 0x333a 0x994f 0x9067 0x350c 0x9b12 0x9048 0x36ac 0x9cd5 0x9022 0x385c 0x9e98 0x8ffd 0x3a0c 0xa05b 0x8fc3 0x3c00 0xa21e 0x8f58 0x3e24 0xa3e1 0x8e33 0x3f3e 0xa5a4 0x8c45 0x419c 0xa768 0x89bb 0x4356 0xa92b 0x862d 0x3e30 0xaaee 0x800d 0x2ee0 0xacb1 0x7eae 0x2b75 0xae74 0x7eae 0x2b75>;
		battery0_profile_t4_col = <0x3>;
		battery0_profile_t4_num = <0x64>;
		battery1_profile_t0 = <0x0 0xaa1e 0x384 0x1c9 0xa98d 0x384 0x391 0xa902 0x384 0x55a 0xa87c 0x384 0x723 0xa7fb 0x385 0x8eb 0xa781 0x398 0xab4 0xa702 0x39d 0xc7d 0xa684 0x39d 0xe45 0xa60a 0x39d 0x100e 0xa590 0x39d 0x11d7 0xa51b 0x3e1 0x139f 0xa4a5 0x3fa 0x1568 0xa42c 0x39d 0x1731 0xa3b9 0x39d 0x18f9 0xa347 0x3aa 0x1ac2 0xa2d2 0x3af 0x1c8b 0xa259 0x39f 0x1e53 0xa1ef 0x3b2 0x201c 0xa17f 0x3b6 0x21e5 0xa10c 0x3b6 0x23ad 0xa09b 0x3b6 0x2576 0xa031 0x3b6 0x273f 0x9fc6 0x3b6 0x2907 0x9f5c 0x3b6 0x2ad0 0x9ef1 0x3b6 0x2c99 0x9e86 0x3b6 0x2e61 0x9e23 0x3b6 0x302a 0x9dc0 0x3c1 0x31f3 0x9d5d 0x3ca 0x33bb 0x9cfa 0x3b7 0x3584 0x9c9e 0x3c8 0x374d 0x9c43 0x3cf 0x3915 0x9bea 0x3d5 0x3ade 0x9b96 0x3e8 0x3ca7 0x9b42 0x3e8 0x3e6f 0x9aef 0x3f5 0x4038 0x9a9e 0x408 0x4201 0x9a51 0x41b 0x43c9 0x99fd 0x42e 0x4592 0x99af 0x44f 0x475b 0x995d 0x46d 0x4923 0x98fc 0x475 0x4aec 0x9870 0x428 0x4cb5 0x97e7 0x3db 0x4e7d 0x9779 0x3b6 0x5046 0x9727 0x3b2 0x520f 0x96db 0x39f 0x53d7 0x969c 0x3ae 0x55a0 0x965f 0x3ab 0x5769 0x9624 0x39d 0x5931 0x95ef 0x39d 0x5afa 0x95ba 0x39d 0x5cc3 0x9589 0x39d 0x5e8b 0x955c 0x39d 0x6054 0x952e 0x39d 0x621d 0x9500 0x39d 0x63e5 0x94d8 0x39d 0x65ae 0x94b5 0x3a4 0x6777 0x9496 0x3b6 0x693f 0x9470 0x3b6 0x6b08 0x944a 0x3b6 0x6cd1 0x9427 0x3b6 0x6e99 0x9409 0x3ba 0x7062 0x93f3 0x3e1 0x722b 0x93d6 0x3e8 0x73f3 0x93b7 0x3e8 0x75bc 0x939a 0x3eb 0x7785 0x9383 0x3fe 0x794d 0x9359 0x3f1 0x7b16 0x9316 0x3c9 0x7cdf 0x92c8 0x39d 0x7ea7 0x928b 0x39d 0x8070 0x925c 0x39d 0x8239 0x922e 0x39d 0x8401 0x9203 0x39d 0x85ca 0x91dd 0x39d 0x8793 0x91af 0x39d 0x895b 0x918c 0x3aa 0x8b24 0x916b 0x3b6 0x8ced 0x9144 0x3b6 0x8eb5 0x9117 0x3b6 0x907e 0x90de 0x3c4 0x9247 0x90a1 0x3c7 0x940f 0x9062 0x3b8 0x95d8 0x901e 0x3cb 0x97a1 0x8fcd 0x3a1 0x9969 0x8f9b 0x38d 0x9b32 0x8f8d 0x3a4 0x9cfb 0x8f85 0x3ca 0x9ec3 0x8f77 0x3f0 0xa08c 0x8f64 0x42b 0xa255 0x8f37 0x45c 0xa41d 0x8ec5 0x436 0xa5e6 0x8d5e 0x410 0xa7af 0x8b73 0x424 0xa977 0x88ed 0x468 0xab40 0x85a0 0x4c7 0xad09 0x7f12 0x6d2 0xaed1 0x7224 0xc03 0xb09a 0x7224 0xc03>;
		battery1_profile_t0_col = <0x3>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t1 = <0x0 0xaa6e 0x4e2 0x1c9 0xa9e5 0x4e2 0x391 0xa961 0x4e2 0x55a 0xa8e0 0x4db 0x723 0xa85f 0x4ca 0x8eb 0xa7e5 0x4dd 0xab4 0xa76b 0x4e2 0xc7d 0xa6f2 0x4e2 0xe45 0xa678 0x4e0 0x100e 0xa5fe 0x4cd 0x11d7 0xa583 0x51b 0x139f 0xa50c 0x539 0x1568 0xa499 0x4c9 0x1731 0xa420 0x4b6 0x18f9 0xa3b1 0x4bd 0x1ac2 0xa343 0x4c9 0x1c8b 0xa2d1 0x4c9 0x1e53 0xa25f 0x4c9 0x201c 0xa1ed 0x4c9 0x21e5 0xa17e 0x4d2 0x23ad 0xa112 0x4e2 0x2576 0xa0a0 0x4e2 0x273f 0xa034 0x4f2 0x2907 0x9fca 0x4fb 0x2ad0 0x9f65 0x503 0x2c99 0x9f19 0x529 0x2e61 0x9ee1 0x55f 0x302a 0x9e89 0x56d 0x31f3 0x9e05 0x550 0x33bb 0x9d4f 0x517 0x3584 0x9cae 0x502 0x374d 0x9c2a 0x4fb 0x3915 0x9bc7 0x507 0x3ade 0x9b82 0x52d 0x3ca7 0x9b54 0x566 0x3e6f 0x9b27 0x592 0x4038 0x9aeb 0x59c 0x4201 0x9a98 0x579 0x43c9 0x9a4b 0x58c 0x4592 0x99fa 0x59f 0x475b 0x99a3 0x5aa 0x4923 0x9944 0x5a5 0x4aec 0x98d0 0x57f 0x4cb5 0x9851 0x52a 0x4e7d 0x97dc 0x4de 0x5046 0x9776 0x4ac 0x520f 0x9722 0x499 0x53d7 0x96d5 0x486 0x55a0 0x9691 0x47e 0x5769 0x9656 0x47e 0x5931 0x9621 0x47e 0x5afa 0x95f3 0x490 0x5cc3 0x95c1 0x48b 0x5e8b 0x958e 0x47e 0x6054 0x9560 0x47e 0x621d 0x9532 0x47e 0x63e5 0x950a 0x47e 0x65ae 0x94e4 0x485 0x6777 0x94be 0x498 0x693f 0x94a0 0x4ab 0x6b08 0x947c 0x4a2 0x6cd1 0x9459 0x497 0x6e99 0x943b 0x49b 0x7062 0x9425 0x4c2 0x722b 0x9401 0x4ba 0x73f3 0x93e3 0x4b9 0x75bc 0x93cc 0x4c9 0x7785 0x93b5 0x4c9 0x794d 0x9398 0x4c9 0x7b16 0x937e 0x4c9 0x7cdf 0x9363 0x4c0 0x7ea7 0x933d 0x49a 0x8070 0x9317 0x486 0x8239 0x92f6 0x47e 0x8401 0x92d3 0x478 0x85ca 0x92a5 0x465 0x8793 0x927f 0x465 0x895b 0x9259 0x472 0x8b24 0x9235 0x485 0x8ced 0x9217 0x497 0x8eb5 0x91f1 0x497 0x907e 0x91ba 0x4a5 0x9247 0x917a 0x4b0 0x940f 0x9136 0x4b2 0x95d8 0x9101 0x4c5 0x97a1 0x90b3 0x4ba 0x9969 0x9067 0x4b9 0x9b32 0x902b 0x4cc 0x9cfb 0x901c 0x4df 0x9ec3 0x900d 0x503 0xa08c 0x8ffe 0x529 0xa255 0x8feb 0x558 0xa41d 0x8fcc 0x5a4 0xa5e6 0x8f53 0x5f0 0xa7af 0x8e1e 0x602 0xa977 0x8c3a 0x616 0xab40 0x89ca 0x689 0xad09 0x8603 0x77d 0xaed1 0x7eaf 0x13b7 0xb09a 0x76a2 0x1806>;
		battery1_profile_t1_col = <0x3>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t2 = <0x0 0xaabe 0xa14 0x1c9 0xaa17 0xa10 0x391 0xa97f 0xa0f 0x55a 0xa8f1 0xa08 0x723 0xa868 0x9f6 0x8eb 0xa7e7 0x9f6 0xab4 0xa76a 0x9f6 0xc7d 0xa6ef 0x9ed 0xe45 0xa675 0x9d8 0x100e 0xa5fb 0x9b2 0x11d7 0xa582 0xa51 0x139f 0xa50b 0xa7c 0x1568 0xa497 0x97a 0x1731 0xa42d 0x98d 0x18f9 0xa3bd 0x984 0x1ac2 0xa34b 0x971 0x1c8b 0xa2d9 0x962 0x1e53 0xa26f 0x975 0x201c 0xa1fe 0x96a 0x21e5 0xa18f 0x969 0x23ad 0xa125 0x979 0x2576 0xa0ba 0x979 0x273f 0xa049 0x969 0x2907 0x9fe7 0x96a 0x2ad0 0x9f97 0x98e 0x2c99 0x9f51 0x9ef 0x2e61 0x9f05 0xa4e 0x302a 0x9e9d 0xa67 0x31f3 0x9e0f 0xa32 0x33bb 0x9d51 0x9ad 0x3584 0x9ca9 0x960 0x374d 0x9c1b 0x93a 0x3915 0x9ba7 0x92e 0x3ade 0x9b4d 0x930 0x3ca7 0x9b09 0x956 0x3e6f 0x9acf 0x98a 0x4038 0x9a99 0x9c3 0x4201 0x9a62 0x9f4 0x43c9 0x9a1d 0x9e1 0x4592 0x99d2 0x9dd 0x475b 0x9977 0x9b7 0x4923 0x990d 0x96b 0x4aec 0x98a2 0x91f 0x4cb5 0x9831 0x8d3 0x4e7d 0x97c7 0x891 0x5046 0x9768 0x861 0x520f 0x9714 0x84e 0x53d7 0x96cf 0x84d 0x55a0 0x9689 0x841 0x5769 0x9646 0x82e 0x5931 0x960a 0x81b 0x5afa 0x95dc 0x82e 0x5cc3 0x95a9 0x834 0x5e8b 0x9577 0x834 0x6054 0x9549 0x835 0x621d 0x951b 0x848 0x63e5 0x94f3 0x84d 0x65ae 0x94cd 0x855 0x6777 0x94a8 0x868 0x693f 0x948a 0x87b 0x6b08 0x9465 0x87f 0x6cd1 0x9442 0x87f 0x6e99 0x9424 0x87f 0x7062 0x9405 0x87f 0x722b 0x93ee 0x890 0x73f3 0x93d7 0x8a3 0x75bc 0x93c0 0x8ac 0x7785 0x93a9 0x899 0x794d 0x93a1 0x8bc 0x7b16 0x9394 0x8d6 0x7cdf 0x9388 0x8f5 0x7ea7 0x9380 0x92e 0x8070 0x9369 0x941 0x8239 0x9352 0x962 0x8401 0x9338 0x988 0x85ca 0x9318 0x9ae 0x8793 0x92ea 0x9d4 0x895b 0x92c3 0xa09 0x8b24 0x9299 0xa4b 0x8ced 0x926b 0xa9a 0x8eb5 0x923e 0xaf9 0x907e 0x9203 0xb48 0x9247 0x91c6 0xb9e 0x940f 0x9188 0xc06 0x95d8 0x9142 0xc8d 0x97a1 0x90f7 0xd24 0x9969 0x90aa 0xda5 0x9b32 0x9067 0xe2d 0x9cfb 0x9039 0xeeb 0x9ec3 0x9022 0xfe1 0xa08c 0x9006 0x10e5 0xa255 0x8fe2 0x121d 0xa41d 0x8fb3 0x13ae 0xa5e6 0x8f48 0x1563 0xa7af 0x8e61 0x170b 0xa977 0x8cdf 0x18d4 0xab40 0x8aa7 0x1b0d 0xad09 0x8754 0x1f83 0xaed1 0x81c8 0x2837 0xb09a 0x7620 0x1725>;
		battery1_profile_t2_col = <0x3>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t3 = <0x0 0xaa8c 0x1374 0x1c9 0xa9c6 0x1370 0x391 0xa910 0x137c 0x55a 0xa869 0x1388 0x723 0xa7d2 0x1386 0x8eb 0xa749 0x1360 0xab4 0xa6c0 0x133a 0xc7d 0xa63a 0x1314 0xe45 0xa5ba 0x12ee 0x100e 0xa540 0x12c8 0x11d7 0xa4c5 0x13d2 0x139f 0xa44e 0x1414 0x1568 0xa3dc 0x1243 0x1731 0xa371 0x1230 0x18f9 0xa301 0x1202 0x1ac2 0xa292 0x11d0 0x1c8b 0xa227 0x11aa 0x1e53 0xa1b5 0x1184 0x201c 0xa148 0x116c 0x21e5 0xa0de 0x1151 0x23ad 0xa075 0x1135 0x2576 0xa01a 0x115b 0x273f 0xa030 0x129c 0x2907 0x9ff8 0x1294 0x2ad0 0x9f6c 0x1197 0x2c99 0x9f11 0x12a1 0x2e61 0x9e9a 0x12c0 0x302a 0x9dfe 0x1269 0x31f3 0x9d49 0x11db 0x33bb 0x9c9a 0x1169 0x3584 0x9c01 0x1108 0x374d 0x9b85 0x10cd 0x3915 0x9b22 0x10b3 0x3ade 0x9ace 0x10b3 0x3ca7 0x9a8a 0x10c6 0x3e6f 0x9a40 0x10d9 0x4038 0x99f1 0x10d7 0x4201 0x999d 0x10b1 0x43c9 0x9949 0x108b 0x4592 0x98f0 0x1057 0x475b 0x9891 0x101d 0x4923 0x982f 0xfe4 0x4aec 0x97d2 0xfaa 0x4cb5 0x9777 0xf81 0x4e7d 0x971f 0xf64 0x5046 0x96ce 0xf59 0x520f 0x968a 0xf6c 0x53d7 0x9646 0xf6e 0x55a0 0x960a 0xf6e 0x5769 0x95d4 0xf73 0x5931 0x959f 0xf86 0x5afa 0x956a 0xf87 0x5cc3 0x9539 0xf9f 0x5e8b 0x950e 0xfc5 0x6054 0x94e8 0xfeb 0x621d 0x94ba 0xfeb 0x63e5 0x9492 0xff8 0x65ae 0x946f 0x1012 0x6777 0x9450 0x1038 0x693f 0x9432 0x105e 0x6b08 0x941f 0x1084 0x6cd1 0x940c 0x10a2 0x6e99 0x93f7 0x10bc 0x7062 0x93f0 0x1108 0x722b 0x93e2 0x1154 0x73f3 0x93d6 0x11aa 0x75bc 0x93cd 0x120c 0x7785 0x93be 0x127e 0x794d 0x93af 0x12f0 0x7b16 0x93a0 0x1377 0x7cdf 0x938f 0x1407 0x7ea7 0x9378 0x1479 0x8070 0x9361 0x150e 0x8239 0x9346 0x15a6 0x8401 0x9327 0x163e 0x85ca 0x9309 0x16d7 0x8793 0x92db 0x176f 0x895b 0x92ae 0x1820 0x8b24 0x927d 0x18e5 0x8ced 0x9248 0x19b8 0x8eb5 0x920b 0x1aaf 0x907e 0x91ce 0x1bb5 0x9247 0x918e 0x1cd1 0x940f 0x9147 0x1e03 0x95d8 0x90fb 0x1f21 0x97a1 0x90bb 0x207b 0x9969 0x907e 0x2201 0x9b32 0x9045 0x23b7 0x9cfb 0x901f 0x25cc 0x9ec3 0x8ff3 0x2812 0xa08c 0x8fc1 0x2aa9 0xa255 0x8f81 0x2d89 0xa41d 0x8f1e 0x3095 0xa5e6 0x8e67 0x32f3 0xa7af 0x8d43 0x34d9 0xa977 0x8b92 0x36c9 0xab40 0x8929 0x3976 0xad09 0x8563 0x3c0a 0xaed1 0x7e46 0x2a8f 0xb09a 0x7a12 0x2008>;
		battery1_profile_t3_col = <0x3>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t4 = <0x0 0xaabe 0x286e 0x1c9 0xa9ca 0x286e 0x391 0xa8ec 0x2895 0x55a 0xa822 0x28b2 0x723 0xa76c 0x289a 0x8eb 0xa6c5 0x283b 0xab4 0xa61d 0x27ea 0xc7d 0xa580 0x2796 0xe45 0xa4f0 0x2735 0x100e 0xa467 0x26c3 0x11d7 0xa3df 0x2839 0x139f 0xa35b 0x2888 0x1568 0xa2e1 0x25b0 0x1731 0xa268 0x2551 0x18f9 0xa1f3 0x24bc 0x1ac2 0xa181 0x2402 0x1c8b 0xa111 0x233b 0x1e53 0xa0be 0x22ef 0x201c 0xa070 0x22dd 0x21e5 0xa019 0x22d4 0x23ad 0x9fb3 0x22b7 0x2576 0x9f39 0x2258 0x273f 0x9ea6 0x21ba 0x2907 0x9e0a 0x2105 0x2ad0 0x9d6f 0x2052 0x2c99 0x9ce6 0x1fcd 0x2e61 0x9c6a 0x1f58 0x302a 0x9bf9 0x1efc 0x31f3 0x9b95 0x1ebe 0x33bb 0x9b41 0x1eab 0x3584 0x9aed 0x1e98 0x374d 0x9aa3 0x1e9d 0x3915 0x9a5c 0x1eaa 0x3ade 0x9a10 0x1eaa 0x3ca7 0x99bc 0x1eaa 0x3e6f 0x9963 0x1e90 0x4038 0x9908 0x1e63 0x4201 0x98ad 0x1e2b 0x43c9 0x9851 0x1e05 0x4592 0x97fc 0x1ded 0x475b 0x97a8 0x1dda 0x4923 0x9755 0x1dc7 0x4aec 0x9708 0x1db3 0x4cb5 0x96c1 0x1da0 0x4e7d 0x967d 0x1d8d 0x5046 0x963a 0x1d82 0x520f 0x95fd 0x1d95 0x53d7 0x95c0 0x1d97 0x55a0 0x9588 0x1dc2 0x5769 0x9554 0x1dfb 0x5931 0x9527 0x1dfb 0x5afa 0x9500 0x1e0d 0x5cc3 0x94da 0x1e44 0x5e8b 0x94b9 0x1e8a 0x6054 0x94a2 0x1ec3 0x621d 0x948b 0x1efc 0x63e5 0x9474 0x1f4f 0x65ae 0x9460 0x1fae 0x6777 0x9451 0x200f 0x693f 0x9442 0x2081 0x6b08 0x9433 0x210f 0x6cd1 0x9423 0x219f 0x6e99 0x9414 0x2229 0x7062 0x9405 0x22d4 0x722b 0x93f6 0x2380 0x73f3 0x93e7 0x242b 0x75bc 0x93d7 0x24dd 0x7785 0x93c8 0x25ae 0x794d 0x93b2 0x267f 0x7b16 0x939c 0x2746 0x7cdf 0x9385 0x2816 0x7ea7 0x936e 0x2921 0x8070 0x9357 0x2a08 0x8239 0x933c 0x2af8 0x8401 0x931d 0x2bef 0x85ca 0x92ff 0x2ce7 0x8793 0x92d9 0x2dcb 0x895b 0x92b3 0x2ebc 0x8b24 0x928a 0x2fa6 0x8ced 0x925c 0x3077 0x8eb5 0x9227 0x3135 0x907e 0x91ec 0x320f 0x9247 0x91af 0x32ed 0x940f 0x9170 0x33bd 0x95d8 0x912c 0x3468 0x97a1 0x90e1 0x3541 0x9969 0x909c 0x3613 0x9b32 0x9062 0x36df 0x9cfb 0x9034 0x37e9 0x9ec3 0x9014 0x3914 0xa08c 0x8ffa 0x3a64 0xa255 0x8fdf 0x3bf1 0xa41d 0x8fb9 0x3df3 0xa5e6 0x8f4d 0x403b 0xa7af 0x8e3e 0x4266 0xa977 0x8c80 0x44d5 0xab40 0x8a05 0x479d 0xad09 0x865e 0x3e95 0xaed1 0x8246 0x3458 0xb09a 0x8246 0x3458>;
		battery1_profile_t4_col = <0x3>;
		battery1_profile_t4_num = <0x64>;
		battery2_profile_t0 = <0x0 0xaaaa 0x384 0x1c0 0xaa0d 0x384 0x380 0xa975 0x378 0x540 0xa8e5 0x371 0x700 0xa85e 0x384 0x8c0 0xa7d8 0x372 0xa80 0xa75b 0x377 0xc40 0xa6e2 0x384 0xe00 0xa663 0x384 0xfc0 0xa5eb 0x384 0x1180 0xa573 0x3ae 0x1340 0xa4fb 0x3de 0x1500 0xa483 0x394 0x16c0 0xa40c 0x384 0x1880 0xa394 0x384 0x1a40 0xa31e 0x384 0x1c00 0xa2ae 0x384 0x1dc0 0xa23e 0x392 0x1f80 0xa1ce 0x39d 0x2140 0xa15e 0x39d 0x2300 0xa0ee 0x39d 0x24c0 0xa07e 0x39d 0x2680 0xa011 0x39d 0x2840 0x9fa8 0x39d 0x2a00 0x9f40 0x39d 0x2bbf 0x9ed7 0x39d 0x2d7f 0x9e72 0x3a4 0x2f3f 0x9e10 0x3b6 0x30ff 0x9daf 0x3b6 0x32bf 0x9d4e 0x3b6 0x347f 0x9ced 0x3b6 0x363f 0x9c8d 0x3b7 0x37ff 0x9c33 0x3c9 0x39bf 0x9bd9 0x3c2 0x3b7f 0x9b82 0x3bd 0x3d3f 0x9b30 0x3cf 0x3eff 0x9ade 0x3e2 0x40bf 0x9a8c 0x3f5 0x427f 0x9a3c 0x407 0x443f 0x99f2 0x41a 0x45ff 0x99a0 0x42d 0x47bf 0x9944 0x433 0x497f 0x98d6 0x421 0x4b3f 0x984d 0x3e8 0x4cff 0x97d6 0x3b0 0x4ebf 0x9772 0x39d 0x507f 0x971d 0x397 0x523f 0x96d3 0x384 0x53ff 0x9697 0x384 0x55bf 0x965b 0x384 0x577f 0x9622 0x384 0x593f 0x95ee 0x384 0x5aff 0x95b9 0x384 0x5cbf 0x958a 0x384 0x5e7f 0x955d 0x384 0x603f 0x9530 0x384 0x61ff 0x9503 0x384 0x63bf 0x94db 0x38f 0x657f 0x94b6 0x39d 0x673f 0x9490 0x39d 0x68ff 0x946b 0x39d 0x6abf 0x944a 0x39d 0x6c7f 0x942c 0x3a2 0x6e3f 0x940e 0x3b4 0x6fff 0x93f1 0x3b6 0x71bf 0x93d3 0x3b6 0x737f 0x93b7 0x3bf 0x753f 0x93a0 0x3e4 0x76ff 0x937c 0x3d7 0x78bf 0x934f 0x3c5 0x7a7f 0x9314 0x3aa 0x7c3f 0x92c2 0x372 0x7dff 0x928a 0x37b 0x7fbf 0x925e 0x38e 0x817f 0x9237 0x39d 0x833e 0x920a 0x39d 0x84fe 0x91dd 0x39d 0x86be 0x91b4 0x39d 0x887e 0x918f 0x39d 0x8a3e 0x916a 0x39d 0x8bfe 0x9144 0x3ad 0x8dbe 0x9114 0x3ad 0x8f7e 0x90d8 0x39a 0x913e 0x909c 0x387 0x92fe 0x9066 0x3a3 0x94be 0x9022 0x3a3 0x967e 0x8fd5 0x384 0x983e 0x8fa1 0x384 0x99fe 0x8f8c 0x384 0x9bbe 0x8f80 0x3a0 0x9d7e 0x8f78 0x3da 0x9f3e 0x8f69 0x425 0xa0fe 0x8f35 0x451 0xa2be 0x8e8c 0x430 0xa47e 0x8d4f 0x3d7 0xa63e 0x8b6a 0x40f 0xa7fe 0x88d2 0x455 0xa9be 0x851f 0x4ed 0xab7e 0x7f91 0x86c 0xad3e 0x71fc 0xbea>;
		battery2_profile_t0_col = <0x3>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t1 = <0x0 0xaa78 0x44c 0x1c0 0xa9ea 0x44c 0x380 0xa961 0x44c 0x540 0xa8db 0x446 0x700 0xa854 0x433 0x8c0 0xa7d5 0x433 0xa80 0xa75b 0x433 0xc40 0xa6e2 0x433 0xe00 0xa663 0x433 0xfc0 0xa5f2 0x445 0x1180 0xa579 0x476 0x1340 0xa4fc 0x4a6 0x1500 0xa48c 0x45c 0x16c0 0xa416 0x43d 0x1880 0xa3a2 0x43b 0x1a40 0xa332 0x44e 0x1c00 0xa2c2 0x461 0x1dc0 0xa252 0x465 0x1f80 0xa1e2 0x465 0x2140 0xa172 0x465 0x2300 0xa102 0x465 0x24c0 0xa092 0x465 0x2680 0xa025 0x46d 0x2840 0x9fbd 0x47f 0x2a00 0x9f5c 0x492 0x2bbf 0x9f11 0x4b2 0x2d7f 0x9eca 0x4d0 0x2f3f 0x9e7b 0x4e0 0x30ff 0x9de4 0x4ba 0x32bf 0x9d42 0x4a2 0x347f 0x9cb0 0x49e 0x363f 0x9c3b 0x4b1 0x37ff 0x9be9 0x4c4 0x39bf 0x9bac 0x4e4 0x3b7f 0x9b75 0x502 0x3d3f 0x9b39 0x515 0x3eff 0x9aee 0x527 0x40bf 0x9a9e 0x52d 0x427f 0x9a4c 0x53b 0x443f 0x99fa 0x55f 0x45ff 0x99a0 0x55f 0x47bf 0x9937 0x545 0x497f 0x98c2 0x50d 0x4b3f 0x9843 0x4b0 0x4cff 0x97d3 0x478 0x4ebf 0x9777 0x459 0x507f 0x9727 0x44c 0x523f 0x96dd 0x44c 0x53ff 0x96a1 0x43a 0x55bf 0x9665 0x433 0x577f 0x962b 0x433 0x593f 0x95f6 0x433 0x5aff 0x95c2 0x433 0x5cbf 0x9593 0x433 0x5e7f 0x9566 0x433 0x603f 0x9539 0x433 0x61ff 0x9514 0x433 0x63bf 0x94ee 0x43f 0x657f 0x94c9 0x44c 0x673f 0x94a4 0x44c 0x68ff 0x9485 0x44c 0x6abf 0x9468 0x458 0x6c7f 0x9448 0x460 0x6e3f 0x9422 0x44d 0x6fff 0x940b 0x46f 0x71bf 0x93f0 0x47e 0x737f 0x93d4 0x483 0x753f 0x93be 0x496 0x76ff 0x93a0 0x486 0x78bf 0x9383 0x47e 0x7a7f 0x9363 0x479 0x7c3f 0x933e 0x467 0x7dff 0x9318 0x454 0x7fbf 0x92f3 0x441 0x817f 0x92cc 0x433 0x833e 0x929f 0x433 0x84fe 0x9272 0x422 0x86be 0x924e 0x41a 0x887e 0x9230 0x41e 0x8a3e 0x9212 0x431 0x8bfe 0x91e7 0x443 0x8dbe 0x91b2 0x442 0x8f7e 0x9177 0x437 0x913e 0x913b 0x449 0x92fe 0x9106 0x44c 0x94be 0x90c2 0x44c 0x967e 0x9074 0x44c 0x983e 0x9038 0x44c 0x99fe 0x9022 0x45c 0x9bbe 0x9013 0x46e 0x9d7e 0x9004 0x487 0x9f3e 0x8ff5 0x4c0 0xa0fe 0x8fc6 0x4e8 0xa2be 0x8f32 0x4e8 0xa47e 0x8e16 0x4d2 0xa63e 0x8c31 0x50a 0xa7fe 0x8994 0x57f 0xa9be 0x85cb 0x65b 0xab7e 0x8005 0xb4c 0xad3e 0x74c2 0x12a7>;
		battery2_profile_t1_col = <0x3>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t2 = <0x0 0xaaaa 0x726 0x1c0 0xaa0d 0x722 0x380 0xa975 0x721 0x540 0xa8e5 0x721 0x700 0xa85e 0x721 0x8c0 0xa7df 0x721 0xa80 0xa760 0x715 0xc40 0xa6e4 0x708 0xe00 0xa66c 0x708 0xfc0 0xa5f5 0x6f6 0x1180 0xa57d 0x74d 0x1340 0xa505 0x7ba 0x1500 0xa48d 0x712 0x16c0 0xa41c 0x6ef 0x1880 0xa3ac 0x6ef 0x1a40 0xa33c 0x6f1 0x1c00 0xa2cc 0x704 0x1dc0 0xa25c 0x708 0x1f80 0xa1ec 0x708 0x2140 0xa17c 0x708 0x2300 0xa10c 0x708 0x24c0 0xa0a1 0x716 0x2680 0xa039 0x721 0x2840 0x9fd2 0x722 0x2a00 0x9f80 0x735 0x2bbf 0x9f44 0x78c 0x2d7f 0x9efb 0x7d7 0x2f3f 0x9e8e 0x7e6 0x30ff 0x9de3 0x7ae 0x32bf 0x9d31 0x783 0x347f 0x9c8f 0x76c 0x363f 0x9c0a 0x76c 0x37ff 0x9ba9 0x76c 0x39bf 0x9b5d 0x779 0x3b7f 0x9b22 0x7a0 0x3d3f 0x9af5 0x7ea 0x3eff 0x9ac1 0x80f 0x40bf 0x9a7d 0x80e 0x427f 0x9a30 0x802 0x443f 0x99de 0x802 0x45ff 0x997d 0x7dd 0x47bf 0x9912 0x7ab 0x497f 0x98a1 0x766 0x4b3f 0x982f 0x708 0x4cff 0x97ce 0x6e2 0x4ebf 0x9772 0x6bd 0x507f 0x971d 0x69e 0x523f 0x96d3 0x68b 0x53ff 0x9690 0x679 0x55bf 0x9656 0x67e 0x577f 0x961f 0x685 0x593f 0x95e4 0x673 0x5aff 0x95b7 0x684 0x5cbf 0x958a 0x68b 0x5e7f 0x955d 0x690 0x603f 0x9530 0x6a3 0x61ff 0x950a 0x6a4 0x63bf 0x94e5 0x6af 0x657f 0x94c0 0x6bd 0x673f 0x949a 0x6bd 0x68ff 0x947c 0x6ce 0x6abf 0x945e 0x6e1 0x6c7f 0x9440 0x6ef 0x6e3f 0x9422 0x6ef 0x6fff 0x9405 0x6ef 0x71bf 0x93eb 0x6ef 0x737f 0x93d5 0x6f3 0x753f 0x93be 0x706 0x76ff 0x93a8 0x708 0x78bf 0x9396 0x708 0x7a7f 0x9387 0x70c 0x7c3f 0x9378 0x71f 0x7dff 0x9369 0x721 0x7fbf 0x9352 0x717 0x817f 0x9332 0x708 0x833e 0x930d 0x708 0x84fe 0x92e1 0x708 0x86be 0x92b8 0x708 0x887e 0x9293 0x70f 0x8a3e 0x926e 0x734 0x8bfe 0x9242 0x75a 0x8dbe 0x920e 0x775 0x8f7e 0x91d2 0x78b 0x913e 0x9196 0x7b1 0x92fe 0x915a 0x7d6 0x94be 0x9112 0x7fc 0x967e 0x90c1 0x825 0x983e 0x9077 0x85d 0x99fe 0x9057 0x8a4 0x9bbe 0x9041 0x8ef 0x9d7e 0x902b 0x945 0x9f3e 0x9014 0x9da 0xa0fe 0x8fec 0xa8e 0xa2be 0x8f7c 0xb48 0xa47e 0x8e9a 0xc06 0xa63e 0x8cbc 0xcd3 0xa7fe 0x8a2c 0xe9c 0xa9be 0x868e 0x11c8 0xab7e 0x812a 0x1749 0xad3e 0x7382 0x1036>;
		battery2_profile_t2_col = <0x3>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t3 = <0x0 0xaabe 0xcb2 0x1c0 0xaa03 0xcb2 0x380 0xa95c 0xca6 0x540 0xa8c4 0xc93 0x700 0xa837 0xc80 0x8c0 0xa7b7 0xc80 0xa80 0xa738 0xc74 0xc40 0xa6bc 0xc61 0xe00 0xa644 0xc4f 0xfc0 0xa5c6 0xc3c 0x1180 0xa54b 0xcdc 0x1340 0xa4d4 0xd9e 0x1500 0xa464 0xc74 0x16c0 0xa3f4 0xc35 0x1880 0xa384 0xc35 0x1a40 0xa314 0xc37 0x1c00 0xa2a4 0xc4a 0x1dc0 0xa239 0xc5c 0x1f80 0xa1ce 0xc67 0x2140 0xa15e 0xc67 0x2300 0xa0ee 0xc67 0x24c0 0xa07e 0xc59 0x2680 0xa01a 0xc5d 0x2840 0x9fc9 0xc87 0x2a00 0x9f86 0xce4 0x2bbf 0x9f3d 0xd4f 0x2d7f 0x9ed8 0xd84 0x2f3f 0x9e47 0xd5c 0x30ff 0x9d8d 0xcfe 0x32bf 0x9cdd 0xcbc 0x347f 0x9c42 0xc92 0x363f 0x9bc4 0xc7f 0x37ff 0x9b5b 0xc6d 0x39bf 0x9b0d 0xc81 0x3b7f 0x9acc 0xca6 0x3d3f 0x9a91 0xccb 0x3eff 0x9a55 0xcde 0x40bf 0x9a0f 0xcd7 0x427f 0x99bf 0xcb8 0x443f 0x9966 0xc80 0x45ff 0x98fd 0xc48 0x47bf 0x989a 0xc10 0x497f 0x9838 0xbde 0x4b3f 0x97d5 0xbb8 0x4cff 0x9783 0xba5 0x4ebf 0x9731 0xb93 0x507f 0x96e4 0xb86 0x523f 0x96a1 0xb86 0x53ff 0x965e 0xb74 0x55bf 0x9624 0xb79 0x577f 0x95f0 0xb86 0x593f 0x95bc 0xb86 0x5aff 0x958f 0xb98 0x5cbf 0x9562 0xbab 0x5e7f 0x9535 0xbbd 0x603f 0x9508 0xbd0 0x61ff 0x94e2 0xbe3 0x63bf 0x94bd 0xbf5 0x657f 0x949a 0xc0d 0x673f 0x947c 0xc33 0x68ff 0x9457 0xc35 0x6abf 0x9436 0xc40 0x6c7f 0x941a 0xc58 0x6e3f 0x9404 0xc7d 0x6fff 0x93ed 0xc80 0x71bf 0x93db 0xc96 0x737f 0x93cc 0xcb6 0x753f 0x93be 0xcc9 0x76ff 0x93b5 0xcfd 0x78bf 0x93aa 0xd2b 0x7a7f 0x939b 0xd50 0x7c3f 0x938c 0xd76 0x7dff 0x9376 0xd9b 0x7fbf 0x9364 0xdd4 0x817f 0x9352 0xe1f 0x833e 0x9334 0xe6a 0x84fe 0x9310 0xea4 0x86be 0x92e7 0xee6 0x887e 0x92ba 0xf38 0x8a3e 0x928d 0xfa8 0x8bfe 0x925a 0x1027 0x8dbe 0x9222 0x10a1 0x8f7e 0x91e5 0x111a 0x913e 0x91a2 0x11c2 0x92fe 0x915e 0x129b 0x94be 0x9112 0x1374 0x967e 0x90c3 0x144a 0x983e 0x907f 0x1550 0x99fe 0x904f 0x1674 0x9bbe 0x9029 0x17d6 0x9d7e 0x900b 0x1982 0x9f3e 0x8fee 0x1b8c 0xa0fe 0x8fab 0x1e1f 0xa2be 0x8f25 0x2145 0xa47e 0x8e38 0x2503 0xa63e 0x8c69 0x2963 0xa7fe 0x89d6 0x308b 0xa9be 0x8668 0x36d3 0xab7e 0x80f2 0x3105 0xad3e 0x7710 0x189c>;
		battery2_profile_t3_col = <0x3>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t4 = <0x0 0xaad2 0x1db0 0x1c0 0xa9f2 0x1db0 0x380 0xa930 0x1db0 0x540 0xa884 0x1db0 0x700 0xa7e7 0x1db0 0x8c0 0xa759 0x1db0 0xa80 0xa6d0 0x1db0 0xc40 0xa649 0x1da5 0xe00 0xa5c3 0x1d7f 0xfc0 0xa544 0x1d7e 0x1180 0xa4c5 0x1ed7 0x1340 0xa448 0x2063 0x1500 0xa3d8 0x1dd5 0x16c0 0xa362 0x1d3d 0x1880 0xa2ee 0x1d33 0x1a40 0xa27d 0x1d2d 0x1c00 0xa205 0x1cf5 0x1dc0 0xa194 0x1ce8 0x1f80 0xa124 0x1cc8 0x2140 0xa0b6 0x1c87 0x2300 0xa05c 0x1cad 0x24c0 0xa008 0x1cee 0x2680 0x9fb3 0x1d29 0x2840 0x9f56 0x1d49 0x2a00 0x9ed8 0x1d24 0x2bbf 0x9e38 0x1cd5 0x2d7f 0x9d89 0x1c62 0x2f3f 0x9cd8 0x1bd3 0x30ff 0x9c42 0x1bae 0x32bf 0x9bc2 0x1b88 0x347f 0x9b50 0x1b6a 0x363f 0x9ae9 0x1b5a 0x37ff 0x9a9e 0x1b92 0x39bf 0x9a54 0x1ba3 0x3b7f 0x9a09 0x1b96 0x3d3f 0x99be 0x1b70 0x3eff 0x996c 0x1b4b 0x40bf 0x991a 0x1b32 0x427f 0x98c8 0x1b13 0x443f 0x9876 0x1adb 0x45ff 0x9824 0x1ac8 0x47bf 0x97d2 0x1ab6 0x497f 0x9781 0x1aa3 0x4b3f 0x9735 0x1a90 0x4cff 0x96eb 0x1a7d 0x4ebf 0x96a5 0x1a77 0x507f 0x9664 0x1a7d 0x523f 0x9629 0x1a90 0x53ff 0x95ed 0x1a90 0x55bf 0x95b6 0x1a9c 0x577f 0x9582 0x1aaf 0x593f 0x954e 0x1ac1 0x5aff 0x9521 0x1ae6 0x5cbf 0x94f8 0x1b17 0x5e7f 0x94d3 0x1b44 0x603f 0x94ae 0x1b57 0x61ff 0x9488 0x1b7c 0x63bf 0x946c 0x1bb8 0x657f 0x9456 0x1bf8 0x673f 0x943f 0x1c1e 0x68ff 0x9429 0x1c54 0x6abf 0x941c 0x1ca3 0x6c7f 0x9410 0x1cf6 0x6e3f 0x93fa 0x1d2e 0x6fff 0x93f1 0x1dab 0x71bf 0x93e5 0x1e18 0x737f 0x93d6 0x1e7a 0x753f 0x93c8 0x1eea 0x76ff 0x93b2 0x1f5a 0x78bf 0x93a0 0x1ff3 0x7a7f 0x9391 0x20ae 0x7c3f 0x9382 0x2169 0x7dff 0x936c 0x2223 0x7fbf 0x9352 0x22de 0x817f 0x9334 0x23a4 0x833e 0x9316 0x2497 0x84fe 0x92f2 0x25ba 0x86be 0x92c9 0x26e4 0x887e 0x929c 0x2812 0x8a3e 0x926f 0x2950 0x8bfe 0x923c 0x2acc 0x8dbe 0x9204 0x2c5e 0x8f7e 0x91c7 0x2e01 0x913e 0x9184 0x2fd4 0x92fe 0x9140 0x319e 0x94be 0x90fc 0x336b 0x967e 0x90ba 0x353d 0x983e 0x907e 0x3710 0x99fe 0x904f 0x38c4 0x9bbe 0x9026 0x3a7a 0x9d7e 0x9000 0x3c3d 0x9f3e 0x8fdb 0x3e10 0xa0fe 0x8f9d 0x3ff1 0xa2be 0x8f22 0x41e8 0xa47e 0x8e45 0x43fd 0xa63e 0x8c8c 0x4652 0xa7fe 0x8a25 0x47a0 0xa9be 0x86bd 0x3f81 0xab7e 0x8100 0x3124 0xad3e 0x80b6 0x3089>;
		battery2_profile_t4_col = <0x3>;
		battery2_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100 = <0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x5f 0x5f 0x5f 0x5f 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62>;
		g_FG_PSEUDO100_T0 = <0x60>;
		g_FG_PSEUDO100_T1 = <0x60>;
		g_FG_PSEUDO100_T2 = <0x60>;
		g_FG_PSEUDO100_T3 = <0x60>;
		g_FG_PSEUDO100_T4 = <0x60>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100_row = <0x4>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x86c4 0x86c4 0x86c4 0x86c4 0x8598 0x8598 0x8598 0x8598 0x82dc 0x82dc 0x82dc 0x82dc 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_QMAX_SYS_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x88b8 0x88b8 0x88b8 0x88b8 0x8598 0x8598 0x8598 0x8598 0x830e 0x830e 0x830e 0x830e 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL_row = <0x4>;
		io-channel-names = "batteryID-channel";
		io-channels = <0x22 0x5>;
		phandle = <0x137>;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0x0 0x876c0000 0x0 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0x0 0x82ce0000 0x0 0x1000>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0x0 0x83080000 0x0 0x1000>;
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0x0 0x87080000 0x0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0x0 0x83070000 0x0 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0x0 0x87070000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x21 0x1b 0x21 0x2b>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x8a 0x8 0x0 0x9b 0x8 0x0 0x9a 0x8>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0xa7 0x8>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0x0 0x38000000 0x0 0x1000>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0x0 0x10e00000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x1>;
		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
		version = <0x1>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x112 0x8>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x113 0x8>;
		reg = <0x0 0x1a004000 0x0 0x2000>;
	};

	cam3@1a006000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0x114 0x8>;
		reg = <0x0 0x1a006000 0x0 0x2000>;
	};

	cam4@1a008000 {
		compatible = "mediatek,cam4";
		interrupts = <0x0 0x115 0x8>;
		reg = <0x0 0x1a008000 0x0 0x2000>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x117 0x8>;
		reg = <0x0 0x1a050000 0x0 0x1000>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x118 0x8>;
		reg = <0x0 0x1a051000 0x0 0x1000>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x119 0x8>;
		reg = <0x0 0x1a052000 0x0 0x1000>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x11a 0x8>;
		reg = <0x0 0x1a053000 0x0 0x1000>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0x0 0x1a054000 0x0 0x1000>;
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0x0 0x1a055000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN";
		clocks = <0x20 0x3 0x20 0x5 0x20 0x9 0x6c 0x4 0x6c 0x5 0x6c 0x7 0x6c 0x8>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	ccu@1a0a0000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_MMSYS_CCU";
		clocks = <0x6c 0x9 0x23 0x6>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x11d 0x8>;
		reg = <0x0 0x1a0a1000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1b7740>;
		ac_charger_input_current = <0x2dc6c0>;
		algorithm_name = "DualSwitchCharging";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x42fc70>;
		bc12_charger = <0x1>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_pe_2;
		enable_pe_3;
		enable_pe_4;
		enable_pe_plus;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0xa037a0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0xb71b00>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x21c>;
		pe40_r_cable_2a_lower = <0x193>;
		pe40_r_cable_3a_lower = <0x108>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x13c>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chn0_emi@10235000 {
		compatible = "mediatek,chn0_emi";
		reg = <0x0 0x10235000 0x0 0x1000>;
	};

	chn1_emi@10245000 {
		compatible = "mediatek,chn1_emi";
		reg = <0x0 0x10245000 0x0 0x1000>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xb5>;
	};

	clocks {

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x13>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x1e>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xba>;
		};
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x20 0x2 0x21 0x66>;
		compatible = "mediatek,mt6785-consys";
		interrupts = <0x0 0x141 0x8 0x0 0x4e 0x8 0x0 0x143 0x1>;
		phandle = <0x11b>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cpccfg_reg@0c53a800 {
		compatible = "mediatek,cpccfg_reg";
		reg = <0x0 0xc53a800 0x0 0x1000>;
	};

	cpcdbg_reg@0c53ab00 {
		compatible = "mediatek,cpcdbg_reg";
		reg = <0x0 0xc53ab00 0x0 0x1000>;
	};

	cpcspmc_reg@0c53a700 {
		compatible = "mediatek,cpcspmc_reg";
		reg = <0x0 0xc53a700 0x0 0x1000>;
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		phandle = <0xb9>;
		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x9>;
				};

				core1 {
					cpu = <0xa>;
				};

				core2 {
					cpu = <0xb>;
				};

				core3 {
					cpu = <0xc>;
				};

				core4 {
					cpu = <0xd>;
				};

				core5 {
					cpu = <0xe>;
				};

				doe {
					phandle = <0xb6>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xf>;
				};

				core1 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0xb7>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x9>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xa>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x300>;
		};

		cpu@100 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x400>;
		};

		cpu@101 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x500>;
		};

		cpu@102 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x600>;
		};

		cpu@103 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			idlebus26m {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x7>;
				status = "okay";
			};

			idledram {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x5>;
				status = "okay";
			};

			idlesyspll {
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x6>;
				status = "okay";
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x4>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x3>;
			};

			standby {
				arm,psci-suspend-param = <0x1>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x2>;
			};

			suspend {
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x8>;
				status = "okay";
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x21 0x4e>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x8b 0x8 0x0 0x8c 0x8 0x0 0x8d 0x8>;
		nr_channel = <0x3>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0x0 0x82c70000 0x0 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0x0 0x87880000 0x0 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0x0 0x876d0000 0x0 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0x0 0xd000000 0x0 0x1000>;
	};

	dbi0@1401d000 {
		compatible = "mediatek,dbi0";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	dbi1@14046000 {
		compatible = "mediatek,dbi1";
		reg = <0x0 0x14046000 0x0 0x1000>;
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0xf9>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x21 0x2d>;
		compatible = "mediatek,mt6785-devapc";
		interrupts = <0x0 0xa8 0x8>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1001c000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1000e000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu@1021a000 {
		compatible = "mediatek,device_mpu";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xa9 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	device_mpu_low_acp@1021b000 {
		compatible = "mediatek,device_mpu_low_acp";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x11c>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x124 0x8>;
		reg = <0x0 0x15022000 0x0 0x6000>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip4@15025000 {
		compatible = "mediatek,dip4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip5@15026000 {
		compatible = "mediatek,dip5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip6@15027000 {
		compatible = "mediatek,dip6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	disp_aal0@14010000 {
		compatible = "mediatek,disp_aal0";
		interrupts = <0x0 0x101 0x8>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	disp_aal1@14042000 {
		compatible = "mediatek,disp_aal1";
		reg = <0x0 0x14042000 0x0 0x1000>;
	};

	disp_ccorr0@1400f000 {
		compatible = "mediatek,disp_ccorr0";
		interrupts = <0x0 0x100 0x8>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_ccorr1@14041000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0x0 0x14041000 0x0 0x1000>;
	};

	disp_color0@1400e000 {
		clock-names = "MDP_COLOR";
		clocks = <0x23 0x1a>;
		compatible = "mediatek,disp_color0";
		interrupts = <0x0 0xff 0x8>;
		phandle = <0x2e>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_color1@14040000 {
		compatible = "mediatek,disp_color1";
		reg = <0x0 0x14040000 0x0 0x1000>;
	};

	disp_dither0@14012000 {
		compatible = "mediatek,disp_dither0";
		interrupts = <0x0 0x103 0x8>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_dither1@14044000 {
		compatible = "mediatek,disp_dither1";
		reg = <0x0 0x14044000 0x0 0x1000>;
	};

	disp_gamma0@14011000 {
		compatible = "mediatek,disp_gamma0";
		interrupts = <0x0 0x102 0x8>;
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	disp_gamma1@14043000 {
		compatible = "mediatek,disp_gamma1";
		reg = <0x0 0x14043000 0x0 0x1000>;
	};

	disp_mutex1@14030000 {
		compatible = "mediatek,disp_mutex1";
		reg = <0x0 0x14030000 0x0 0x1000>;
	};

	disp_ovl0@14008000 {
		compatible = "mediatek,disp_ovl0";
		interrupts = <0x0 0xf9 0x8>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_ovl0_2l@14009000 {
		compatible = "mediatek,disp_ovl0_2l";
		interrupts = <0x0 0xfa 0x8>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_ovl1_2l@1400a000 {
		compatible = "mediatek,disp_ovl1_2l";
		interrupts = <0x0 0xfb 0x8>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	disp_postmask0@14021000 {
		compatible = "mediatek,disp_postmask0";
		interrupts = <0x0 0x10c 0x8>;
		reg = <0x0 0x14021000 0x0 0x1000>;
	};

	disp_pvric0@14050000 {
		compatible = "mediatek,disp_pvric0";
		reg = <0x0 0x14050000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0";
		interrupts = <0x0 0x97 0x8>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@1400b000 {
		compatible = "mediatek,disp_rdma0";
		interrupts = <0x0 0xfc 0x8>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_rdma1@1400c000 {
		compatible = "mediatek,disp_rdma1";
		interrupts = <0x0 0xfd 0x8>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_rsz0@1401a000 {
		compatible = "mediatek,disp_rsz0";
		interrupts = <0x0 0x109 0x8>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	disp_rsz1@14045000 {
		compatible = "mediatek,disp_rsz1";
		reg = <0x0 0x14045000 0x0 0x1000>;
	};

	disp_wdma0@1400d000 {
		compatible = "mediatek,disp_wdma0";
		interrupts = <0x0 0xfe 0x8>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "CLK_MM_MTCMOS", "CLK_SMI_COMMON", "CLK_SMI_LARB0", "CLK_SMI_LARB1", "CLK_GALS_COMM0", "CLK_GALS_COMM1", "CLK_DISP_OVL0", "CLK_DISP_OVL0_2L", "CLK_DISP_OVL1_2L", "CLK_DISP_RDMA0", "CLK_DISP_RDMA1", "CLK_DISP_WDMA0", "CLK_DISP_COLOR0", "CLK_DISP_CCORR0", "CLK_DISP_AAL0", "CLK_DISP_GAMMA0", "CLK_DISP_DITHER0", "CLK_DSI0_MM_CK", "CLK_DSI0_IF_CK", "CLK_DPI_MM_CK", "CLK_DPI_IF_CK", "CLK_MM_26M", "CLK_DISP_RSZ", "CLK_MUX_MM", "CLK_MUX_DISP_PWM", "CLK_DISP_PWM", "CLK_26M", "CLK_DISP_POSTMASK", "CLK_DISP_OVL_FBDC", "CLK_UNIVPLL_D3_D2", "CLK_UNIVPLL_D3_D4", "CLK_OSC_D2", "CLK_OSC_D4", "CLK_OSC_D16", "CLK_MUX_DPI0", "CLK_TVDPLL_D2", "CLK_TVDPLL_D4", "CLK_TVDPLL_D8", "CLK_TVDPLL_D16", "CLK_TVDPLL_CK", "CLK_MIPID0_26M";
		clocks = <0x20 0x3 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4 0x23 0x5 0x23 0x14 0x23 0x15 0x23 0x16 0x23 0x17 0x23 0x18 0x23 0x19 0x23 0x1a 0x23 0x1b 0x23 0x1c 0x23 0x1d 0x23 0x1e 0x23 0x20 0x23 0x21 0x23 0x22 0x23 0x23 0x23 0x27 0x23 0x29 0x12 0x2 0x12 0x16 0x21 0x36 0x13 0x23 0x30 0x23 0x32 0x12 0x43 0x12 0x44 0x12 0x5c 0x12 0x5d 0x12 0x5f 0x12 0x12 0x12 0x52 0x12 0x53 0x12 0x54 0x12 0x55 0x12 0x51 0xb2 0x17>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x2f 0x61>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0x0 0x83040000 0x0 0x1000>;
	};

	dma-controller@11000880 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x21 0x2b>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8 0x0 0x89 0x8>;
		phandle = <0x32>;
		reg = <0x0 0x11000880 0x0 0x80 0x0 0x11000900 0x0 0x80 0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0x0 0x870b0000 0x0 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0x0 0x87630000 0x0 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0x0 0x87620000 0x0 0x1000>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		clocks = <0x66 0x5>;
		compatible = "mediatek,dpe";
		interrupts = <0x0 0x126 0x8>;
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dpi0@14015000 {
		compatible = "mediatek,dpi0";
		interrupts = <0x0 0x105 0x8>;
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	dpi1@14047000 {
		compatible = "mediatek,dpi1";
		reg = <0x0 0x14047000 0x0 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xc7 0x4>;
		mediatek,dpmaif_capability = <0x6>;
		phandle = <0xed>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x10014400 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022d100 0x0 0x1000 0x0 0x1022d400 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dpmaif@1022c000 {
		compatible = "mediatek,dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000>;
	};

	drcc {
		compatible = "mediatek,drcc";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		phandle = <0x119>;
		state = <0xff>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		interrupts = <0x0 0x104 0x8>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dsi1@1401f000 {
		compatible = "mediatek,dsi1";
		reg = <0x0 0x1401f000 0x0 0x1000>;
	};

	dsi_split@14013000 {
		compatible = "mediatek,dsi_split";
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x139>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@0011bc00 {
		B-table = <0x898 0x64 0x1 0x1 0x855 0x60 0x1 0x1 0x812 0x5c 0x1 0x1 0x7d0 0x58 0x1 0x1 0x78d 0x54 0x1 0x1 0x74a 0x50 0x1 0x1 0x708 0x4b 0x1 0x1 0x673 0x46 0x1 0x1 0x5df 0x40 0x1 0x1 0x586 0x3d 0x2 0x1 0x50f 0x39 0x2 0x1 0x498 0x35 0x2 0x1 0x43f 0x31 0x2 0x1 0x3e6 0x2e 0x2 0x1 0x38d 0x2b 0x2 0x1 0x352 0x28 0x2 0x1>;
		CCI-table = <0x578 0x60 0x2 0x1 0x549 0x5c 0x2 0x1 0x51a 0x58 0x2 0x1 0x4ec 0x54 0x2 0x1 0x4a6 0x4e 0x2 0x1 0x483 0x4b 0x2 0x1 0x460 0x47 0x2 0x1 0x3d8 0x40 0x2 0x1 0x395 0x3e 0x2 0x1 0x33b 0x3a 0x2 0x1 0x2e1 0x36 0x2 0x2 0x29d 0x33 0x2 0x2 0x243 0x2f 0x2 0x2 0x200 0x2c 0x2 0x2 0x1bd 0x29 0x2 0x2 0x190 0x26 0x2 0x2>;
		L-table = <0x7d0 0x60 0x1 0x1 0x78d 0x5c 0x1 0x1 0x74a 0x58 0x1 0x1 0x708 0x53 0x1 0x1 0x6c5 0x50 0x1 0x1 0x682 0x4b 0x1 0x1 0x60c 0x47 0x1 0x1 0x5c3 0x42 0x2 0x1 0x55f 0x40 0x2 0x1 0x4fb 0x3a 0x2 0x1 0x497 0x36 0x2 0x1 0x433 0x31 0x2 0x1 0x3e7 0x2e 0x2 0x1 0x39d 0x2b 0x2 0x1 0x352 0x28 0x2 0x1 0x306 0x26 0x2 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6785-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xfd>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf0 0x4>;
		phandle = <0xec>;
		reg = <0x0 0x10012000 0x0 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0x0 0x87890000 0x0 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0x0 0x878c0000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	eaf_dma@1502d000 {
		compatible = "mediatek,eaf_dma";
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x96 0x8>;
		phandle = <0x11a>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efusec@11c10000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11c10000 0x0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		emi_dcm = <0x0>;
		interrupts = <0x0 0xaa 0x8>;
		phandle = <0xfb>;
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x0 0x10226000 0x0 0x1000>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x34>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0x0 0x83050000 0x0 0x1000>;
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		clocks = <0x66 0x4>;
		compatible = "mediatek,fdvt";
		interrupts = <0x0 0x125 0x8>;
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x1000>;
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq", "mediatek,goodix-fp";
		phandle = <0x136>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x131>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x0>;
		phandle = <0x132>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	fmem_smi@1024e000 {
		compatible = "mediatek,fmem_smi";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10228000 {
		amd_frame_done = <0x114>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		apu_gce_core0_event_0 = <0x161>;
		apu_gce_core0_event_1 = <0x162>;
		apu_gce_core0_event_2 = <0x163>;
		apu_gce_core0_event_3 = <0x164>;
		apu_gce_core1_event_0 = <0x181>;
		apu_gce_core1_event_1 = <0x182>;
		apu_gce_core1_event_2 = <0x183>;
		apu_gce_core1_event_3 = <0x184>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		buf_underrun_event_0 = <0x8e>;
		buf_underrun_event_1 = <0x8f>;
		buf_underrun_event_2 = <0x90>;
		buf_underrun_event_3 = <0x91>;
		camsv0_pass1_done = <0x143>;
		camsv1_pass1_done = <0x144>;
		camsv2_pass1_done = <0x145>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,gce";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		disp_2l_ovl0_frame_done = <0x26>;
		disp_2l_ovl0_sof = <0xa>;
		disp_2l_ovl1_frame_done = <0x27>;
		disp_2l_ovl1_sof = <0xb>;
		disp_aal0_frame_done = <0x2b>;
		disp_aal0_sof = <0xf>;
		disp_ccorr0_frame_done = <0x2a>;
		disp_ccorr0_sof = <0xe>;
		disp_color0_frame_done = <0x29>;
		disp_color0_sof = <0xd>;
		disp_dbi0_sof = <0x19>;
		disp_dither0_frame_done = <0x2d>;
		disp_dither0_sof = <0x11>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_dpi0_frame_done = <0x2f>;
		disp_dpi0_sof = <0x14>;
		disp_dsi0_frame_done = <0x2e>;
		disp_dsi0_sof = <0x13>;
		disp_gamma0_frame_done = <0x2c>;
		disp_gamma0_sof = <0x10>;
		disp_mutex_reg = <0x14016000 0x1000>;
		disp_ovl0_2l_frame_rst_done_pusle = <0x9c>;
		disp_ovl0_frame_done = <0x25>;
		disp_ovl0_frame_rst_done_pusle = <0x9b>;
		disp_ovl0_sof = <0x9>;
		disp_ovl1_2l_frame_rst_done_pusle = <0x9d>;
		disp_postmask0_frame_done = <0x34>;
		disp_postmask0_frame_rst_done_pulse = <0x96>;
		disp_postmask0_sof = <0x15>;
		disp_pwm0_sof = <0x12>;
		disp_rdma0_frame_done = <0x1c>;
		disp_rdma0_sof = <0x0>;
		disp_rdma1_frame_done = <0x1d>;
		disp_rdma1_sof = <0x1>;
		disp_rsz0_frame_done = <0x31>;
		disp_rsz0_sof = <0x16>;
		disp_wdma0_frame_done = <0x28>;
		disp_wdma0_rst_done = <0x97>;
		disp_wdma0_sof = <0xc>;
		dsi0_done_event = <0x94>;
		dsi0_irq_event = <0x93>;
		dsi0_te_event = <0x92>;
		dsi0_te_from_infra = <0x382>;
		dve_done = <0x115>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce-cpr-range = <0x0 0x520>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interrupts = <0x0 0xb9 0x8>;
		ipu_relay_sof = <0x1b>;
		isp_frame_done_a = <0x141>;
		isp_frame_done_b = <0x142>;
		isp_relay_sof = <0x1a>;
		jpgenc_cmdq_done = <0x123>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x30 0x0 0x0 0x4 0x30 0x1 0x0 0x4 0x30 0x2 0x0 0x5 0x30 0x3 0x0 0x4 0x30 0x4 0x0 0x4 0x30 0x5 0x0 0x4 0x30 0x6 0x0 0x3 0x30 0x7 0xffffffff 0x2 0x31 0x8 0x0 0x4 0x31 0x9 0x0 0x4 0x31 0xa 0x0 0x1 0x31 0xb 0x0 0x1 0x30 0xc 0x0 0x1 0x30 0xd 0x0 0x1 0x30 0xe 0x0 0x1 0x30 0xf 0xffffffff 0x1 0x30 0x12 0x0 0x1 0x30 0x13 0x0 0x1 0x30 0x14 0x0 0x1 0x30 0x15 0x0 0x1 0x30 0x16 0x0 0x1 0x30 0x17 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0x2c>;
		mdp_aal_frame_done = <0x32>;
		mdp_aal_sof = <0x17>;
		mdp_ccorr_frame_done = <0x33>;
		mdp_ccorr_sof = <0x18>;
		mdp_color0 = <0x2e>;
		mdp_hdr0 = <0x2d>;
		mdp_rdma0 = <0x25>;
		mdp_rdma0_frame_done = <0x1e>;
		mdp_rdma0_rst_done = <0x9a>;
		mdp_rdma0_sof = <0x2>;
		mdp_rdma1 = <0x26>;
		mdp_rdma1_frame_done = <0x1f>;
		mdp_rdma1_sof = <0x3>;
		mdp_rsz0 = <0x27>;
		mdp_rsz0_frame_done = <0x20>;
		mdp_rsz0_sof = <0x4>;
		mdp_rsz1 = <0x28>;
		mdp_rsz1_frame_done = <0x21>;
		mdp_rsz1_sof = <0x5>;
		mdp_tdshp0 = <0x2b>;
		mdp_tdshp_frame_done = <0x22>;
		mdp_tdshp_sof = <0x6>;
		mdp_wrot0 = <0x29>;
		mdp_wrot0_rst_done = <0x99>;
		mdp_wrot0_sof = <0x7>;
		mdp_wrot0_write_frame_done = <0x23>;
		mdp_wrot1 = <0x2a>;
		mdp_wrot1_sof = <0x8>;
		mdp_wrot1_write_frame_done = <0x24>;
		mediatek,mailbox-gce = <0x30>;
		mfb_done = <0x118>;
		mipitx0_base = <0x11e50000 0x63 0xffff0000>;
		mm_mutex = <0x24>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x23>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		occ_done = <0x11b>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		reg = <0x0 0x10228000 0x0 0x4000>;
		rsc_frame_done = <0x117>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		secure_thread = <0x8 0xb>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		smi_larb0 = <0x2f>;
		sram_share_cnt = <0x2>;
		sram_share_engine = <0x15 0x16>;
		sram_share_event = <0x2c6 0x2c7>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_10 = <0x8c>;
		stream_done_11 = <0x8d>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		tsf_done = <0x146>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_event_0 = <0x1a0>;
		vdec_event_1 = <0x1a1>;
		vdec_event_10 = <0x1aa>;
		vdec_event_11 = <0x1ab>;
		vdec_event_12 = <0x1ac>;
		vdec_event_13 = <0x1ad>;
		vdec_event_14 = <0x1ae>;
		vdec_event_15 = <0x1af>;
		vdec_event_2 = <0x1a2>;
		vdec_event_3 = <0x1a3>;
		vdec_event_4 = <0x1a4>;
		vdec_event_5 = <0x1a5>;
		vdec_event_6 = <0x1a6>;
		vdec_event_7 = <0x1a7>;
		vdec_event_8 = <0x1a8>;
		vdec_event_9 = <0x1a9>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_cmdq_128byte_cnt_done = <0x125>;
		venc_cmdq_frame_done = <0x121>;
		venc_cmdq_mb_done = <0x124>;
		venc_cmdq_pause_done = <0x122>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wmfe_done = <0x116>;
		wpe_a_frame_done = <0x119>;
		wpe_b_frame_done = <0x11a>;
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,mt6785-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xb9 0x8>;
		phandle = <0x30>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_svp@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,mailbox-gce-svp";
		interrupts = <0x0 0xb9 0x8 0x0 0xba 0x8>;
		phandle = <0x31>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0x0 0x83060000 0x0 0x1000>;
	};

	gic@1024e000 {
		compatible = "mediatek,gic";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x14>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x142>;
	};

	gpufreq {
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1", "mtcmos_mfg_core2", "mtcmos_mfg_core3";
		clocks = <0x12 0x4 0x12 0x61 0x12 0x2e 0x60 0x1 0x20 0x7 0x20 0x4 0x20 0xb 0x20 0xa 0x20 0x18 0x20 0xc>;
		compatible = "mediatek,mt6785-gpufreq";
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0x0 0x87650000 0x0 0x1000>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0x0 0x876a0000 0x0 0x1000>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xdd 0x8>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hevc_vld@16028000 {
		compatible = "mediatek,hevc_vld";
		reg = <0x0 0x16028000 0x0 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0x0 0x87220000 0x0 0x1000>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0x0 0x87420000 0x0 0x1000>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0x0 0x87210000 0x0 0x1000>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0x0 0x87410000 0x0 0x1000>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0x0 0x87200000 0x0 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0x0 0x87230000 0x0 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0x0 0x87400000 0x0 0x1000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0x0 0x87440000 0x0 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0x0 0xf0910000 0x0 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0x0 0x876e0000 0x0 0x1000>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0x0 0x87870000 0x0 0x1000>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0x0 0x878b0000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xfc>;
	};

	i2c0@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x0>;
		interrupts = <0x0 0x69 0x8>;
		mem_len = <0x1000>;
		phandle = <0x104>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x33>;
		sda-gpio-id = <0x34>;
	};

	i2c1@11008000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x10>;
		gpio_start = <0x11e20000>;
		id = <0x1>;
		interrupts = <0x0 0x6a 0x8>;
		mem_len = <0x1000>;
		phandle = <0x105>;
		pu_cfg = <0x40>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		rsel_cfg = <0x60>;
		scl-gpio-id = <0x3d>;
		sda-gpio-id = <0x3e>;
	};

	i2c1_imm@11014000 {
		compatible = "mediatek,i2c1_imm";
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	i2c2@11009000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11d10000>;
		id = <0x2>;
		interrupts = <0x0 0x6b 0x8>;
		mem_len = <0x1000>;
		phandle = <0x106>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x70>;
		sda-gpio-id = <0x71>;
	};

	i2c3@1100f000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x6c 0x8>;
		mem_len = <0x1000>;
		phandle = <0x107>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x80>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x37>;
		sda-gpio-id = <0x38>;
	};

	i2c4@11011000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11d10000>;
		id = <0x4>;
		interrupts = <0x0 0x6d 0x8>;
		mem_len = <0x1000>;
		phandle = <0x108>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000380 0x0 0x180>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x6e>;
		sda-gpio-id = <0x6f>;
	};

	i2c5@11016000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x20>;
		gpio_start = <0x11f20000>;
		id = <0x5>;
		interrupts = <0x0 0x6e 0x8>;
		mem_len = <0x1000>;
		phandle = <0x109>;
		pu_cfg = <0x80>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000500 0x0 0x80>;
		rsel_cfg = <0xc0>;
		scl-gpio-id = <0x1c>;
		sda-gpio-id = <0x1d>;
	};

	i2c6@11005000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x6>;
		interrupts = <0x0 0x6f 0x8>;
		mem_len = <0x1000>;
		phandle = <0x10a>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000580 0x0 0x100>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x2d>;
		sda-gpio-id = <0x2e>;

		tfa98xx@34 {
			#sound-dai-cells = <0x0>;
			compatible = "nxp,tfa98xx";
			irq-gpio = <0x1d 0x45 0x0>;
			phandle = <0x55>;
			reg = <0x34>;
			reset-gpio = <0x1d 0x18 0x0>;
			status = "ok";
		};
	};

	i2c7@1101a000 {
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x7>;
		interrupts = <0x0 0x70 0x8>;
		mem_len = <0x1000>;
		phandle = <0x10b>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x1101a000 0x0 0x1000 0x0 0x11000680 0x0 0x100>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0xc6>;
		sda-gpio-id = <0xc7>;
	};

	i2c8@1101b000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		id = <0x8>;
		interrupts = <0x0 0x71 0x8>;
		phandle = <0x10c>;
		reg = <0x0 0x1101b000 0x0 0x1000 0x0 0x11000780 0x0 0x80>;
	};

	i2c9@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		id = <0x9>;
		interrupts = <0x0 0x72 0x8>;
		phandle = <0x10d>;
		reg = <0x0 0x11015000 0x0 0x1000 0x0 0x11000800 0x0 0x80>;
	};

	i2c@1401e000 {
		compatible = "mediatek,i2c";
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x103>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0x0 0x80207000 0x0 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0x0 0x82000000 0x0 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	imgsys@15020000 {
		#clock-cells = <0x1>;
		clock-names = "DIP_CG_IMG_LARB5", "DIP_CG_IMG_DIP";
		clocks = <0x66 0x1 0x66 0x3>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x66>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsyscq@15020000 {
		compatible = "mediatek,imgsyscq";
		reg = <0x0 0x15020000 0x0 0x10>;
	};

	imp_iic_wrap@11017000 {
		compatible = "mediatek,imp_iic_wrap";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0x0 0x87810000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		phandle = <0x21>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x11>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x11>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;
	};

	intpol-controller@0 {
		#interrupt-cells = <0x3>;
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		interrupt-parent = <0x11>;
		phandle = <0x1>;
		reg = <0x0 0xc53a650 0x0 0x50>;
	};

	iocfg_bl@11e20000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x17>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_br@11d10000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x16>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		phandle = <0x18>;
		reg = <0x0 0x11e70000 0x0 0x1000>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		phandle = <0x1a>;
		reg = <0x0 0x11f20000 0x0 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x15>;
		reg = <0x0 0x11c20000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x19>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0x1b>;
		reg = <0x0 0x11f30000 0x0 0x1000>;
	};

	ipu_conn@19000000 {
		compatible = "mediatek,ipu_conn";
		reg = <0x0 0x19000000 0x0 0x1000>;
	};

	ipu_vcore@19020000 {
		compatible = "mediatek,ipu_vcore";
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0x0 0x82cb0000 0x0 0x1000>;
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0x0 0x1100d000 0x0 0x1000>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x140>;
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
	};

	kd_camera_hw1@1a040000 {
		cam0_vcamio-supply = <0x6d>;
		cam1_vcamio-supply = <0x6d>;
		cam2_vcamio-supply = <0x6d>;
		cam3_vcamio-supply = <0x6d>;
		cam4_vcamio-supply = <0x6d>;
		compatible = "mediatek,imgsensor";
		phandle = <0x130>;
		pinctrl-0 = <0x6e>;
		pinctrl-1 = <0x6f>;
		pinctrl-10 = <0x78>;
		pinctrl-11 = <0x79>;
		pinctrl-12 = <0x7a>;
		pinctrl-13 = <0x7b>;
		pinctrl-14 = <0x7c>;
		pinctrl-15 = <0x7d>;
		pinctrl-16 = <0x7e>;
		pinctrl-17 = <0x7f>;
		pinctrl-18 = <0x80>;
		pinctrl-19 = <0x81>;
		pinctrl-2 = <0x70>;
		pinctrl-20 = <0x82>;
		pinctrl-21 = <0x83>;
		pinctrl-22 = <0x84>;
		pinctrl-23 = <0x85>;
		pinctrl-24 = <0x86>;
		pinctrl-25 = <0x87>;
		pinctrl-26 = <0x88>;
		pinctrl-27 = <0x89>;
		pinctrl-28 = <0x8a>;
		pinctrl-29 = <0x8b>;
		pinctrl-3 = <0x71>;
		pinctrl-30 = <0x8c>;
		pinctrl-31 = <0x8d>;
		pinctrl-32 = <0x8e>;
		pinctrl-33 = <0x8f>;
		pinctrl-34 = <0x90>;
		pinctrl-35 = <0x91>;
		pinctrl-36 = <0x92>;
		pinctrl-37 = <0x93>;
		pinctrl-38 = <0x94>;
		pinctrl-39 = <0x95>;
		pinctrl-4 = <0x72>;
		pinctrl-40 = <0x96>;
		pinctrl-41 = <0x97>;
		pinctrl-42 = <0x98>;
		pinctrl-43 = <0x99>;
		pinctrl-44 = <0x9a>;
		pinctrl-45 = <0x9b>;
		pinctrl-46 = <0x9c>;
		pinctrl-47 = <0x9d>;
		pinctrl-48 = <0x9e>;
		pinctrl-49 = <0x9f>;
		pinctrl-5 = <0x73>;
		pinctrl-50 = <0xa0>;
		pinctrl-51 = <0xa1>;
		pinctrl-52 = <0xa2>;
		pinctrl-53 = <0xa3>;
		pinctrl-54 = <0xa4>;
		pinctrl-55 = <0xa5>;
		pinctrl-56 = <0xa6>;
		pinctrl-57 = <0xa7>;
		pinctrl-58 = <0xa8>;
		pinctrl-59 = <0xa9>;
		pinctrl-6 = <0x74>;
		pinctrl-60 = <0xaa>;
		pinctrl-61 = <0xab>;
		pinctrl-62 = <0xac>;
		pinctrl-63 = <0xad>;
		pinctrl-64 = <0xae>;
		pinctrl-65 = <0xaf>;
		pinctrl-66 = <0xb0>;
		pinctrl-67 = <0xb1>;
		pinctrl-7 = <0x75>;
		pinctrl-8 = <0x76>;
		pinctrl-9 = <0x77>;
		pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1", "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1", "cam2_rst0", "cam2_rst1", "cam2_pnd0", "cam2_pnd1", "cam3_rst0", "cam3_rst1", "cam3_pnd0", "cam3_pnd1", "cam4_rst0", "cam4_rst1", "cam4_pnd0", "cam4_pnd1", "cam0_ldo_vcama_0", "cam0_ldo_vcama_1", "cam0_ldo_vcamd_0", "cam0_ldo_vcamd_1", "cam1_ldo_vcama_0", "cam1_ldo_vcama_1", "cam1_ldo_vcamd_0", "cam1_ldo_vcamd_1", "cam2_ldo_vcama_0", "cam2_ldo_vcama_1", "cam2_ldo_vcamd_0", "cam2_ldo_vcamd_1", "cam3_ldo_vcama_0", "cam3_ldo_vcama_1", "cam3_ldo_vcamd_0", "cam3_ldo_vcamd_1", "cam4_ldo_vcama_0", "cam4_ldo_vcama_1", "cam4_ldo_vcamd_0", "cam4_ldo_vcamd_1", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA", "cam3_mclk_off", "cam3_mclk_2mA", "cam3_mclk_4mA", "cam3_mclk_6mA", "cam3_mclk_8mA", "cam4_mclk_off", "cam4_mclk_2mA", "cam4_mclk_4mA", "cam4_mclk_6mA", "cam4_mclk_8mA", "cam_mipi_switch_sel_0", "cam_mipi_switch_sel_1";
		status = "okay";
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4b 0x2>;
		phandle = <0xeb>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0x0 0x10f00000 0x0 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0x0 0x85098000 0x0 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0x0 0x850f0000 0x0 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0x0 0x850a4000 0x0 0x1000>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0x0 0x85030000 0x0 0x1000>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0x0 0x85090000 0x0 0x1000>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0x0 0x85020000 0x0 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0x0 0x850b8000 0x0 0x1000>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0x0 0x85058000 0x0 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0x0 0x85040000 0x0 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0x0 0x850c0000 0x0 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0x0 0x85050000 0x0 0x1000>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0x0 0x850b0000 0x0 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0x0 0x850a8000 0x0 0x1000>;
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0x0 0x85060000 0x0 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0x0 0x85070000 0x0 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0x0 0x850bc000 0x0 0x1000>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0x0 0x850e0000 0x0 0x1000>;
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0x0 0x850a0000 0x0 0x1000>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0x0 0x85010000 0x0 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0x0 0x85080000 0x0 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0x0 0x85000000 0x0 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0x0 0x850b4000 0x0 0x1000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0xa037a0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x13b>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0x0 0x878a0000 0x0 0x1000>;
	};

	m4u@10220000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		compatible = "mediatek,mm_m4u";
		interrupts = <0x0 0xbb 0x8>;
		reg = <0x0 0x10220000 0x0 0x1000>;
	};

	m4u@10221000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0xbc 0x8>;
		phandle = <0xf2>;
		reg = <0x0 0x10221000 0x0 0x1000>;
	};

	m4u@10222000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0xbd 0x8>;
		phandle = <0xf3>;
		reg = <0x0 0x10222000 0x0 0x1000>;
	};

	m4u@10223000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0xbe 0x8>;
		phandle = <0xf4>;
		reg = <0x0 0x10223000 0x0 0x1000>;
	};

	m4u@10224000 {
		cell-index = <0x2>;
		compatible = "mediatek,sec_m4u";
		interrupts = <0x0 0xbf 0x8>;
		reg = <0x0 0x10224000 0x0 0x1000>;
	};

	m4u@1024f000 {
		cell-index = <0x1>;
		compatible = "mediatek,vpu_m4u";
		interrupts = <0x0 0xc0 0x8>;
		reg = <0x0 0x1024f000 0x0 0x1000>;
	};

	m4u@10250000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank1_m4u1";
		interrupts = <0x0 0xc1 0x8>;
		phandle = <0xf5>;
		reg = <0x0 0x10250000 0x0 0x1000>;
	};

	m4u@10251000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank2_m4u1";
		interrupts = <0x0 0xc2 0x8>;
		phandle = <0xf6>;
		reg = <0x0 0x10251000 0x0 0x1000>;
	};

	m4u@10252000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank3_m4u1";
		interrupts = <0x0 0xc3 0x8>;
		phandle = <0xf7>;
		reg = <0x0 0x10252000 0x0 0x1000>;
	};

	m4u@10253000 {
		cell-index = <0x3>;
		compatible = "mediatek,sec_vpu_m4u";
		interrupts = <0x0 0xc4 0x8>;
		reg = <0x0 0x10253000 0x0 0x1000>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x135 0x8 0x0 0x136 0x8 0x0 0x137 0x8 0x0 0x138 0x8 0x0 0x139 0x8>;
		reg = <0x0 0x13040000 0x0 0x10000>;
	};

	mali_tb@13fbd000 {
		compatible = "mediatek,mali_tb";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17070000 0x0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mc@16021000 {
		compatible = "mediatek,mc";
		reg = <0x0 0x16021000 0x0 0x1000>;
	};

	mcdi@0011b000 {
		compatible = "mediatek,mt6785-mcdi";
		mediatek,enabled = <0x1>;
		phandle = <0xf8>;
		reg = <0x0 0x11b000 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
	};

	mcucci@0c510000 {
		compatible = "mediatek,mcucci";
		reg = <0x0 0xc510000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0xfa>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcusys_par_wrap@0c530000 {
		compatible = "mediatek,mcusys_par_wrap";
		reg = <0x0 0xc530000 0x0 0x1000>;
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x14c>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x14d>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0x0 0x82c00000 0x0 0x1000>;
	};

	md32pcm@10006a00 {
		compatible = "mediatek,md32pcm";
		reg = <0x0 0x10006a00 0x0 0x1000>;
	};

	md32pcm_sram@1001e000 {
		compatible = "mediatek,md32pcm_sram";
		reg = <0x0 0x1001e000 0x0 0x1000>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0x0 0x80260000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x22 0x2>;
		phandle = <0xf0>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0x0 0x803c0000 0x0 0x1000>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0x0 0xf0070000 0x0 0x1000>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0x0 0x80120000 0x0 0x1000>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0x0 0x80150000 0x0 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0x0 0x80000000 0x0 0x1000>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0x0 0x80080000 0x0 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0x0 0x80090000 0x0 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0x0 0x800a0000 0x0 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0x0 0x80110000 0x0 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0x0 0x80250000 0x0 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0x0 0x80130000 0x0 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0x0 0x80030000 0x0 0x1000>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0x0 0x80100000 0x0 0x1000>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0x0 0x80320000 0x0 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0x0 0x80170000 0x0 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0x0 0xf00e0000 0x0 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0x0 0x80020000 0x0 0x1000>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0x0 0x80220000 0x0 0x1000>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0x0 0x800c0000 0x0 0x1000>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0x0 0x80060000 0x0 0x1000>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0x0 0x80140000 0x0 0x1000>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0x0 0x803d0000 0x0 0x1000>;
	};

	md_rgu@f00f0000 {
		compatible = "mediatek,md_rgu";
		interrupts = <0x0 0x4d 0x2>;
		reg = <0x0 0xf00f0000 0x0 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0x0 0x801b0000 0x0 0x1000>;
	};

	md_soe@80310000 {
		compatible = "mediatek,md_soe";
		reg = <0x0 0x80310000 0x0 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0x0 0xf00d0000 0x0 0x1000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0x0 0x80010000 0x0 0x1000>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0x0 0x80330000 0x0 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0x0 0x80340000 0x0 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0x0 0x82cd0000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c800 0x0 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x1000>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md";
		clocks = <0x20 0x1 0x21 0x37 0x21 0x2e 0x21 0x31 0x21 0x26 0x21 0x27 0x21 0x5d 0x21 0x5e 0x21 0x67>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4d 0x2 0x0 0xae 0x8 0x0 0xaf 0x8>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0xee>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0x0 0x80350000 0x0 0x1000>;
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0x0 0x803b0000 0x0 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0x0 0xf60f0000 0x0 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0x0 0x8020e000 0x0 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0x0 0x8020d000 0x0 0x1000>;
	};

	mdp_aal0@1401b000 {
		clock-names = "MDP_AAL";
		clocks = <0x23 0x2b>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0x2c>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	mdp_aal1@14032000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x0 0x14032000 0x0 0x1000>;
	};

	mdp_hdr0@1401c000 {
		clock-names = "MDP_HDR";
		clocks = <0x23 0x2c>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0x2d>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	mdp_hdr1@14033000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0x0 0x14033000 0x0 0x1000>;
	};

	mdp_pvric0@14051000 {
		compatible = "mediatek,mdp_pvric0";
		reg = <0x0 0x14051000 0x0 0x1000>;
	};

	mdp_pvric1@14052000 {
		compatible = "mediatek,mdp_pvric1";
		reg = <0x0 0x14052000 0x0 0x1000>;
	};

	mdp_rdma0@14001000 {
		clock-names = "MDP_RDMA0";
		clocks = <0x23 0xd>;
		compatible = "mediatek,mdp_rdma0";
		interrupts = <0x0 0xf2 0x8>;
		phandle = <0x25>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	mdp_rdma1@14002000 {
		clock-names = "MDP_RDMA1";
		clocks = <0x23 0xe>;
		compatible = "mediatek,mdp_rdma1";
		interrupts = <0x0 0xf3 0x8>;
		phandle = <0x26>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	mdp_rsz0@14003000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x23 0xf>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0xf4 0x8>;
		phandle = <0x27>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	mdp_rsz1@14004000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x23 0x10>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0xf5 0x8>;
		phandle = <0x28>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	mdp_tdshp0@14007000 {
		clock-names = "MDP_TDSHP";
		clocks = <0x23 0x11>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x2b>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	mdp_tdshp1@14031000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x0 0x14031000 0x0 0x1000>;
	};

	mdp_wdma0@14006000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	mdp_wrot0@14005000 {
		clock-names = "MDP_WROT0";
		clocks = <0x23 0x12>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0xf7 0x8>;
		phandle = <0x29>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	mdp_wrot1@14020000 {
		clock-names = "MDP_WROT1";
		clocks = <0x23 0x2f>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0x2a>;
		reg = <0x0 0x14020000 0x0 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0x0 0x800b0000 0x0 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0x0 0x801a0000 0x0 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0x0 0x803a0000 0x0 0x1000>;
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0x0 0x80360000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x8000000>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x134>;
		prot-sharedmem-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@1502e000 {
		clock-names = "MFB_CLK_IMG_MFB";
		clocks = <0x66 0x7>;
		compatible = "mediatek,mfb";
		interrupts = <0x0 0x12c 0x8>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	mfg_dfp_60@13020000 {
		compatible = "mediatek,mfg_dfp_60";
		reg = <0x0 0x13020000 0x0 0x1000>;
	};

	mfg_tb@13fbff00 {
		compatible = "mediatek,mfg_tb";
		reg = <0x0 0x13fbff00 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "syscon";
		phandle = <0x60>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0x0 0x80205000 0x0 0x1000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0x0 0x80206000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0x0 0x11c80000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0x0 0x11c81000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c82000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0x0 0x11c82000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c83000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0x0 0x11c83000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c84000 {
		compatible = "mediatek,mipi_rx_ana_csi2a";
		reg = <0x0 0x11c84000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c85000 {
		compatible = "mediatek,mipi_rx_ana_csi2b";
		reg = <0x0 0x11c85000 0x0 0x1000>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0x0 0x12000000 0x0 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0x0 0x12001000 0x0 0x1000>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		interrupts = <0x0 0xf1 0x8>;
		phandle = <0x24>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	mm_vpu_m0_smi_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_smi_common";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	mm_vpu_m1_smi_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_smi_common";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2";
		cam_larb = <0x6 0xa>;
		cam_step0 = <0x230 0x1 0x1 0x7>;
		cam_step1 = <0x1a0 0x1 0x1 0x9>;
		cam_step2 = <0x13b 0x1 0x1 0xb>;
		clock-names = "MMDVFS_CLK_MUX_MM", "MMDVFS_CLK_MUX_CAM", "MMDVFS_CLK_MUX_IMG", "MMDVFS_CLK_MUX_VENC", "MMDVFS_CLK_MUX_VDEC", "MMDVFS_CLK_MMPLL_D5", "MMDVFS_CLK_UNIVPLL_D2", "MMDVFS_CLK_TVDPLL_MAINPLL_D2_CK", "MMDVFS_CLK_MMPLL_D7", "MMDVFS_CLK_UNIVPLL_D3", "MMDVFS_CLK_MAINPLL_D3", "MMDVFS_CLK_MMPLL_D5_D2", "MMDVFS_CLK_UNIVPLL_D2_D2";
		clocks = <0x12 0x2 0x12 0x3 0x12 0x23 0x12 0x75 0x12 0x76 0x12 0x6c 0x12 0x3c 0x12 0x8f 0x12 0x70 0x12 0x3d 0x12 0x2d 0x12 0x6d 0x12 0x40>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "mm_step0", "mm_step1", "mm_step2";
		fmeter_mux_ids = <0x2 0x8 0x5 0x32 0x33>;
		img_freq = "img_step0", "img_step1", "img_step2";
		img_step0 = <0x230 0x1 0x2 0x7>;
		img_step1 = <0x16c 0x1 0x2 0xa>;
		img_step2 = <0x13b 0x1 0x2 0xb>;
		larb0 = <0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7>;
		larb1 = <0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7 0x8 0x7 0x7>;
		larb2 = <0x7 0x7 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7>;
		larb3 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x7 0x8 0x8 0x7 0x7 0x7 0x7>;
		larb5 = <0x7 0x8 0x8 0x7 0x7 0x7 0x8 0x7 0x7 0x8 0x7 0x8 0x7 0x7 0x7 0x8 0x7 0x7 0x6 0x7 0x8 0x7 0x8 0x7 0x8 0x8>;
		larb6 = <0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x7 0x8 0x8 0x8 0x7 0x8 0x8 0x8 0x7 0x8 0x8 0x7 0x8 0x7 0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7>;
		larb7 = <0x8 0x8 0x8 0x7 0x7>;
		larb_groups = <0x0 0x1 0x2 0x3 0x5 0x6 0x7>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
		mm_step0 = <0x230 0x1 0x0 0x7>;
		mm_step1 = <0x1c2 0x1 0x0 0x8>;
		mm_step2 = <0x13b 0x1 0x0 0xb>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2";
		vdec_step0 = <0x270 0x1 0x4 0x6>;
		vdec_step1 = <0x1a0 0x1 0x4 0x9>;
		vdec_step2 = <0x138 0x1 0x4 0xc>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2";
		venc_step0 = <0x276 0x1 0x3 0x5>;
		venc_step1 = <0x1c2 0x1 0x3 0x8>;
		venc_step2 = <0x16c 0x1 0x3 0xa>;
		vopp_steps = <0x0 0x1 0x2>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-names = "CAM_MDP_TX", "CAM_MDP_RX", "CAM_MDP2_TX", "CAM_MDP2_RX";
		clocks = <0x23 0xb 0x23 0x25 0x23 0xc 0x23 0x26>;
		compatible = "mediatek,mmsys_config", "syscon";
		interrupts = <0x0 0x107 0x8>;
		phandle = <0x23>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x59 0x1>;
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0x0 0x87000000 0x0 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0x0 0x83000000 0x0 0x1000>;
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0x0 0x83010000 0x0 0x1000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0x0 0x87010000 0x0 0x1000>;
	};

	mp_cpusys_top@0c538000 {
		compatible = "mediatek,mp_cpusys_top";
		reg = <0x0 0xc538000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x143>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0x149>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11e10000 0x0 0x1000>;
	};

	msdc@11230000 {
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x21 0x20 0x21 0x1d 0x21 0x50>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x65 0x8>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0x122>;
		pinctl = <0x56>;
		pinctl_hs200 = <0x56>;
		pinctl_hs400 = <0x56>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x57>;
		status = "okay";
		vmmc-supply = <0x58>;

		msdc0@default {
			phandle = <0x56>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x124>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x123>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x57>;
			rdata_edge = [00];
			wdata_edge = [00];
		};
	};

	msdc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-gpios = <0x1d 0x8 0x0>;
		cd_level = [01];
		clk_src = [04];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x21 0x29 0x21 0x1e>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x66 0x8>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0x125>;
		pinctl = <0x59>;
		pinctl_ddr50 = <0x5c>;
		pinctl_sdr104 = <0x5a>;
		pinctl_sdr50 = <0x5b>;
		reg = <0x0 0x11240000 0x0 0x1000>;
		register_setting = <0x5d>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x5e>;
		vqmmc-supply = <0x5f>;

		msdc1@ddr50 {
			phandle = <0x5c>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x59>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x5d>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x5a>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x5b>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0x52>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		interrupt-parent = <0xb3>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		phandle = <0x150>;
		status = "ok";

		ldo1 {
			phandle = <0x151>;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0x152>;
			regulator-always-on;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x5f>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x5e>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x2932e0>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		interrupt-parent = <0xb3>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		phandle = <0x14f>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-always-on;
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-always-on;
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x2>;
		interrupt-controller;
		mt6360,intr_gpio = <0x1d 0x18 0x0>;
		mt6360,intr_gpio_num = <0x18>;
		phandle = <0xb3>;
		status = "ok";

		adc {
			#io-channel-cells = <0x1>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			interrupt-parent = <0xb3>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			phandle = <0xb4>;
		};

		chg {
			aicc_once = <0x1>;
			aicr = <0x7a120>;
			batoc_notify = <0x0>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x43e6d0>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			ichg = <0x1e8480>;
			ieoc = <0x30d40>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			interrupt-parent = <0xb3>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			io-channels = <0xb4 0x0 0xb4 0x1 0xb4 0x3 0xb4 0x4 0xb4 0x5 0xb4 0x6 0xb4 0x8 0xb4 0xa>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			mivr = <0x432380>;
			post_aicc = <0x1>;
			safety_timer = <0xc>;
		};

		core {
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x1>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			interrupt-parent = <0xb3>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			ldo5_otp_en = <0x0>;
			mren = <0x1>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			interrupt-parent = <0xb3>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "white", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
		};
	};

	mt6360_pmu_eint {
		phandle = <0x13f>;
	};

	mt6785-afe-pcm@11210000 {
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d2_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x35 0x1 0x35 0x8 0x35 0x9 0x35 0x7 0x35 0x15 0x35 0x2 0x35 0x3 0x35 0x5 0x35 0x4 0x35 0x6 0x35 0xa 0x35 0xb 0x35 0x14 0x35 0x16 0x35 0x17 0x35 0x18 0x35 0x19 0x35 0x1a 0x35 0x1b 0x35 0x1c 0x20 0x8 0x21 0x30 0x21 0x38 0x12 0xc 0x12 0xd 0x12 0x31 0x12 0x14 0x12 0x49 0x12 0x15 0x12 0x4d 0x12 0x1f 0x12 0x4c 0x12 0x20 0x12 0x50 0x12 0x7a 0x12 0x7b 0x12 0x7c 0x12 0x7d 0x12 0x7e 0x12 0x7f 0x12 0x80 0x12 0x81 0x12 0x82 0x12 0x83 0x12 0x84 0x12 0x85 0x12 0x86 0x12 0x8d 0x13>;
		compatible = "mediatek,mt6785-sound";
		interrupts = <0x0 0xb8 0x8>;
		phandle = <0x53>;
		pinctrl-0 = <0x36>;
		pinctrl-1 = <0x37>;
		pinctrl-10 = <0x40>;
		pinctrl-11 = <0x41>;
		pinctrl-12 = <0x42>;
		pinctrl-13 = <0x43>;
		pinctrl-14 = <0x44>;
		pinctrl-15 = <0x45>;
		pinctrl-16 = <0x46>;
		pinctrl-17 = <0x47>;
		pinctrl-18 = <0x48>;
		pinctrl-19 = <0x49>;
		pinctrl-2 = <0x38>;
		pinctrl-20 = <0x4a>;
		pinctrl-21 = <0x4b>;
		pinctrl-22 = <0x4c>;
		pinctrl-23 = <0x4d>;
		pinctrl-24 = <0x4e>;
		pinctrl-25 = <0x4f>;
		pinctrl-26 = <0x50>;
		pinctrl-27 = <0x51>;
		pinctrl-3 = <0x39>;
		pinctrl-4 = <0x3a>;
		pinctrl-5 = <0x3b>;
		pinctrl-6 = <0x3c>;
		pinctrl-7 = <0x3d>;
		pinctrl-8 = <0x3e>;
		pinctrl-9 = <0x3f>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso_ch34_off", "aud_dat_miso_ch34_on";
		reg = <0x0 0x11210000 0x0 0x1000>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x13a>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xfe>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x0>;
		interrupts = <0x0 0x140 0x8>;
		mediatek,infracfg = <0x21>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0x138>;
	};

	mtu3_0@11200000 {
		clock-names = "sys_ck", "rel_clk";
		clocks = <0x21 0x5b 0x21 0x69>;
		compatible = "mediatek,mt6785-mtu3";
		dr_mode = "otg";
		extcon = <0x34>;
		interrupt-names = "ssusb_mac";
		interrupts = <0x0 0x60 0x8>;
		phandle = <0x11e>;
		phy-cells = <0x1>;
		phy-names = "port0_phy";
		phys = <0x33 0x0>;
		reg = <0x0 0x11201000 0x0 0x3000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "mac", "ippc";
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x133>;
	};

	owe@1502c000 {
		clock-names = "OWE_CLK_IMG_OWE";
		clocks = <0x66 0xa>;
		compatible = "mediatek,owe";
		interrupts = <0x0 0x12d 0x8>;
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	owe_dma@1502c000 {
		compatible = "mediatek,owe_dma";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0x0 0x82cc0000 0x0 0x1000>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x13d>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0x0 0x80201000 0x0 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0x0 0x870d0000 0x0 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0x0 0x870c0000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6785-pinctrl";
		gpio-controller;
		gpio-ranges = <0x1d 0x0 0x0 0xd2>;
		interrupt-controller;
		interrupts = <0x0 0xcc 0x4>;
		phandle = <0x1d>;
		pins-are-numbered;
		reg_base_eint = <0x1c>;
		reg_bases = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;

		aud_clk_mosi_off {
			phandle = <0x36>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbd00>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbe00>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x37>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbd01>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbe01>;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x42>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9200>;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x43>;

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9201>;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x50>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9200>;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x51>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9201>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x3a>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc100>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc200>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x3b>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc101>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc201>;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x4e>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8f00>;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x4f>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8f01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x38>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbf00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc000>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x39>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbf01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc001>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x44>;

			pins_cmd_dat {
				pinmux = <0x4600>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x45>;

			pins_cmd_dat {
				pinmux = <0x4601>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x46>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x47>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x48>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x49>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x4a>;

			pins_cmd_dat {
				pinmux = <0x4300 0x4400 0x4700>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x4b>;

			pins_cmd_dat {
				pinmux = <0x4301 0x4401 0x4701>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x4c>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x4d>;
		};

		aud_nle_mosi_off {
			phandle = <0x40>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9000>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9100>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x41>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9001>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9101>;
			};
		};

		camdefault {
			phandle = <0x6e>;
		};

		camera0_mclk_2ma@gpio116 {
			phandle = <0x98>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x7401>;
			};
		};

		camera0_mclk_4ma@gpio116 {
			phandle = <0x99>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7401>;
			};
		};

		camera0_mclk_6ma@gpio116 {
			phandle = <0x9a>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x7401>;
			};
		};

		camera0_mclk_8ma@gpio116 {
			phandle = <0x9b>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x7401>;
			};
		};

		camera0_mclk_gpio_mode@gpio116 {
			phandle = <0x97>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7400>;
			};
		};

		camera0_pdn_output_high@gpio93 {
			phandle = <0x72>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x5d00>;
			};
		};

		camera0_pdn_output_low@gpio93 {
			phandle = <0x71>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x5d00>;
			};
		};

		camera0_rst_output_high@gpio118 {
			phandle = <0x70>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7600>;
			};
		};

		camera0_rst_output_low@gpio118 {
			phandle = <0x6f>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7600>;
			};
		};

		camera0_vcama_output_high@gpio114 {
			phandle = <0x84>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7200>;
			};
		};

		camera0_vcama_output_low@gpio114 {
			phandle = <0x83>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7200>;
			};
		};

		camera0_vcamd_output_high@gpio114 {
			phandle = <0x86>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7200>;
			};
		};

		camera0_vcamd_output_low@gpio114 {
			phandle = <0x85>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7200>;
				slew-rate = <0x1>;
			};
		};

		camera1_mclk_2ma@gpio120 {
			phandle = <0x9d>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x7801>;
			};
		};

		camera1_mclk_4ma@gpio120 {
			phandle = <0x9e>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7801>;
			};
		};

		camera1_mclk_6ma@gpio120 {
			phandle = <0x9f>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x7801>;
			};
		};

		camera1_mclk_8ma@gpio120 {
			phandle = <0xa0>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x7801>;
			};
		};

		camera1_mclk_gpio_mode@gpio120 {
			phandle = <0x9c>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7800>;
			};
		};

		camera1_pdn_output_high@gpio122 {
			phandle = <0x76>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7a00>;
			};
		};

		camera1_pdn_output_low@gpio122 {
			phandle = <0x75>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7a00>;
			};
		};

		camera1_rst_output_high@gpio124 {
			phandle = <0x74>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7c00>;
			};
		};

		camera1_rst_output_low@gpio124 {
			phandle = <0x73>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7c00>;
			};
		};

		camera1_vcama_output_hgigh@gpio123 {
			phandle = <0x88>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7b00>;
			};
		};

		camera1_vcama_output_low@gpio123 {
			phandle = <0x87>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7b00>;
			};
		};

		camera1_vcamd_output_high@gpio122 {
			phandle = <0x8a>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7a00>;
			};
		};

		camera1_vcamd_output_low@gpio122 {
			phandle = <0x89>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7a00>;
				slew-rate = <0x1>;
			};
		};

		camera2_mclk_2ma@gpio121 {
			phandle = <0xa2>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x7901>;
			};
		};

		camera2_mclk_4ma@gpio121 {
			phandle = <0xa3>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7901>;
			};
		};

		camera2_mclk_6ma@gpio121 {
			phandle = <0xa4>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x7901>;
			};
		};

		camera2_mclk_8ma@gpio121 {
			phandle = <0xa5>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x7901>;
			};
		};

		camera2_mclk_gpio_mode@gpio121 {
			phandle = <0xa1>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7900>;
			};
		};

		camera2_pdn_output_high@gpio123 {
			phandle = <0x7a>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7b00>;
			};
		};

		camera2_pdn_output_low@gpio123 {
			phandle = <0x79>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7b00>;
			};
		};

		camera2_rst_output_high@gpio125 {
			phandle = <0x78>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7d00>;
			};
		};

		camera2_rst_output_low@gpio125 {
			phandle = <0x77>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7d00>;
			};
		};

		camera2_vcama_output_high@gpio123 {
			phandle = <0x8c>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7b00>;
			};
		};

		camera2_vcama_output_low@gpio123 {
			phandle = <0x8b>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7b00>;
			};
		};

		camera2_vcamd_output_high@gpio123 {
			phandle = <0x8e>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7b00>;
			};
		};

		camera2_vcamd_output_low@gpio123 {
			phandle = <0x8d>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7b00>;
			};
		};

		camera3_mclk_2ma@gpio117 {
			phandle = <0xa7>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0x7501>;
			};
		};

		camera3_mclk_4ma@gpio117 {
			phandle = <0xa8>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7501>;
			};
		};

		camera3_mclk_6ma@gpio117 {
			phandle = <0xa9>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0x7501>;
			};
		};

		camera3_mclk_8ma@gpio117 {
			phandle = <0xaa>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0x7501>;
			};
		};

		camera3_mclk_gpio_mode@gpio117 {
			phandle = <0xa6>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0x7500>;
			};
		};

		camera3_pdn_output_high@gpio115 {
			phandle = <0x7e>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7300>;
			};
		};

		camera3_pdn_output_low@gpio115 {
			phandle = <0x7d>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7300>;
			};
		};

		camera3_rst_output_high@gpio119 {
			phandle = <0x7c>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7700>;
			};
		};

		camera3_rst_output_low@gpio119 {
			phandle = <0x7b>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7700>;
			};
		};

		camera3_vcama_output_high@gpio195 {
			phandle = <0x90>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xc300>;
			};
		};

		camera3_vcama_output_low@gpio195 {
			phandle = <0x8f>;

			pins_cmd_dat {
				output-low;
				pinmux = <0xc300>;
			};
		};

		camera3_vcamd_output_high@gpio195 {
			phandle = <0x92>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xc300>;
			};
		};

		camera3_vcamd_output_low@gpio195 {
			phandle = <0x91>;

			pins_cmd_dat {
				output-low;
				pinmux = <0xc300>;
				slew-rate = <0x1>;
			};
		};

		camera4_mclk_2ma@gpio196 {
			phandle = <0xac>;

			pins_cmd_dat {
				drive-strength = <0x0>;
				pinmux = <0xc401>;
			};
		};

		camera4_mclk_4ma@gpio196 {
			phandle = <0xad>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0xc401>;
			};
		};

		camera4_mclk_6ma@gpio196 {
			phandle = <0xae>;

			pins_cmd_dat {
				drive-strength = <0x2>;
				pinmux = <0xc401>;
			};
		};

		camera4_mclk_8ma@gpio196 {
			phandle = <0xaf>;

			pins_cmd_dat {
				drive-strength = <0x3>;
				pinmux = <0xc401>;
			};
		};

		camera4_mclk_gpio_mode@gpio196 {
			phandle = <0xab>;

			pins_cmd_dat {
				drive-strength = <0x1>;
				pinmux = <0xc400>;
			};
		};

		camera4_pdn_output_high@gpio115 {
			phandle = <0x82>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x7300>;
			};
		};

		camera4_pdn_output_low@gpio115 {
			phandle = <0x81>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x7300>;
			};
		};

		camera4_rst_output_high@gpio197 {
			phandle = <0x80>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xc500>;
			};
		};

		camera4_rst_output_low@gpio197 {
			phandle = <0x7f>;

			pins_cmd_dat {
				output-low;
				pinmux = <0xc500>;
			};
		};

		camera4_vcama_output_high@gpio195 {
			phandle = <0x94>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xc300>;
			};
		};

		camera4_vcama_output_low@gpio195 {
			phandle = <0x93>;

			pins_cmd_dat {
				output-low;
				pinmux = <0xc300>;
			};
		};

		camera4_vcamd_output_high@gpio195 {
			phandle = <0x96>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xc300>;
			};
		};

		camera4_vcamd_output_low@gpio195 {
			phandle = <0x95>;

			pins_cmd_dat {
				output-low;
				pinmux = <0xc300>;
				slew-rate = <0x1>;
			};
		};

		mipi_sel@0 {
			phandle = <0xb0>;

			pins_cmd_dat {
				output-low;
				pinmux = <0x5e00>;
				slew-rate = <0x1>;
			};
		};

		mipi_sel@1 {
			phandle = <0xb1>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x5e00>;
				slew-rate = <0x1>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x3e>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc200>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x3f>;

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc202>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x3c>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc100>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x3d>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc102>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output-impedance = <0x6 0x4 0x6 0x4 0x0 0x0 0x6>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x141>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0x7 0x8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0x0 0x80210000 0x0 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0x0 0x80240000 0x0 0x1000>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x13 0x21 0xf 0x21 0x14>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xc8 0x8>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x13 0x13>;
		compatible = "mediatek,mt6785-pwrap";
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x1f>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x1d>;
			interrupts = <0xc1 0x4 0xc1 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0xbd>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0xbe>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359-misc";
				phandle = <0xe9>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xe8>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359-regulator";
				phandle = <0xc0>;

				buck_vcore {
					phandle = <0xc5>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0xc2>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0xc3>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xc7>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0xc9>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0xc8>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0xc4>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0xc1>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xc6>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0xca>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xe5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0x6d>;
					regulator-default-on = <0x1>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
					status = "okay";
				};

				ldo_vcn13 {
					phandle = <0xd3>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0xd1>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0xd4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0xd5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0xd8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x58>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0xd2>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xcc>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xd0>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xe4>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0xcd>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xe1>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0xda>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x19f0a0>;
					regulator-min-microvolt = <0x16e360>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0xcb>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0xe2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0xe6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0xcf>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xe3>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0xce>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xd9>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0xbf>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@105cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0xea>;
	};

	qos@0011bb80 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb80 0x0 0x80>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xef>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0x0 0x87820000 0x0 0x1000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0x0 0x87830000 0x0 0x1000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0x0 0x87840000 0x0 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0x0 0x87430000 0x0 0x1000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xb8>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-ssmr {
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x0 0x1000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		soter-shared-mem {
			alignment = <0x0 0xc00000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x0 0xc00000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x67>;
			size = <0x0 0x300000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x2d000000>;
		};
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0x0 0x80202000 0x0 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0x0 0x80203000 0x0 0x1000>;
	};

	rsc@15029000 {
		clock-names = "RSC_CLK_IMG_RSC";
		clocks = <0x66 0x6>;
		compatible = "mediatek,rsc";
		interrupts = <0x0 0x127 0x8>;
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0x0 0x10009000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0x13e>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0x0 0x87660000 0x0 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0x0 0x87860000 0x0 0x1000>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0x0 0x87800000 0x0 0x1000>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xc9 0x4>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_cfgreg@105c0000 {
		compatible = "mediatek,scp_cfgreg";
		reg = <0x0 0x105c0000 0x0 0x1000>;
	};

	scp_cirq_eint@105ca000 {
		compatible = "mediatek,scp_cirq_eint";
		reg = <0x0 0x105ca000 0x0 0x1000>;
	};

	scp_clk_ctrl@105c4000 {
		compatible = "mediatek,scp_clk_ctrl";
		reg = <0x0 0x105c4000 0x0 0x1000>;
	};

	scp_dma@105cd000 {
		compatible = "mediatek,scp_dma";
		reg = <0x0 0x105cd000 0x0 0x1000>;
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x12 0xf 0x13 0x12 0x30 0x12 0x31 0x12 0x2d 0x12 0x3d 0x12 0x2e 0x12 0x34 0x12 0x92>;
		compatible = "mediatek,scp_dvfs";
	};

	scp_gpio@105c8000 {
		compatible = "mediatek,scp_gpio";
		reg = <0x0 0x105c8000 0x0 0x1000>;
	};

	scp_i2c0@105c5000 {
		compatible = "mediatek,scp_i2c0";
		reg = <0x0 0x105c5000 0x0 0x1000>;
	};

	scp_i2c1@105c6000 {
		compatible = "mediatek,scp_i2c1";
		reg = <0x0 0x105c6000 0x0 0x1000>;
	};

	scp_i2c2@105c7000 {
		compatible = "mediatek,scp_i2c2";
		reg = <0x0 0x105c7000 0x0 0x1000>;
	};

	scp_intc@105c2000 {
		compatible = "mediatek,scp_intc";
		reg = <0x0 0x105c2000 0x0 0x1000>;
	};

	scp_mad@105c1000 {
		compatible = "mediatek,scp_mad";
		reg = <0x0 0x105c1000 0x0 0x1000>;
	};

	scp_spi0@105cf000 {
		compatible = "mediatek,scp_spi0";
		reg = <0x0 0x105cf000 0x0 0x1000>;
	};

	scp_spi1@105d0000 {
		compatible = "mediatek,scp_spi1";
		reg = <0x0 0x105d0000 0x0 0x1000>;
	};

	scp_spi2@105d1000 {
		compatible = "mediatek,scp_spi2";
		reg = <0x0 0x105d1000 0x0 0x1000>;
	};

	scp_timer@105c3000 {
		compatible = "mediatek,scp_timer";
		reg = <0x0 0x105c3000 0x0 0x1000>;
	};

	scp_uart1@105ce000 {
		compatible = "mediatek,scp_uart1";
		reg = <0x0 0x105ce000 0x0 0x1000>;
	};

	scp_uart@105c9000 {
		compatible = "mediatek,scp_uart";
		reg = <0x0 0x105c9000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys";
		phandle = <0x20>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x14019000 0x0 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0x0 0x87850000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf1_csi2@1a040000 {
		compatible = "mediatek,seninf1_csi2";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf2_csi2@1a041000 {
		compatible = "mediatek,seninf2_csi2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf3_csi2@1a042000 {
		compatible = "mediatek,seninf3_csi2";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	seninf4_csi2@1a043000 {
		compatible = "mediatek,seninf4_csi2";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a044000 0x0 0x1000>;
	};

	seninf5_csi2@1a044000 {
		compatible = "mediatek,seninf5_csi2";
		reg = <0x0 0x1a044000 0x0 0x1000>;
	};

	seninf6_csi2@1a045000 {
		compatible = "mediatek,seninf6_csi2";
		reg = <0x0 0x1a045000 0x0 0x1000>;
	};

	seninf_top@1a040000 {
		clock-names = "SCP_SYS_DIS", "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D3_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
		clocks = <0x20 0x3 0x20 0x9 0x6c 0x6 0x12 0x1c 0x12 0x8b 0x12 0x8c 0x12 0x5 0x12 0x1e 0x12 0x28 0x12 0x29 0x12 0x8e 0x13 0x12 0x65 0x12 0x45 0x12 0x64 0x12 0x60 0x12 0x66 0x12 0x67>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x13 0x21 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x32 0x0 0x32 0x1>;
		interrupts = <0x0 0x73 0x8>;
		phandle = <0x101>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x13 0x21 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x32 0x2 0x32 0x3>;
		interrupts = <0x0 0x74 0x8>;
		phandle = <0x102>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0x0 0x82ca0000 0x0 0x1000>;
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0x0 0x83030000 0x0 0x1000>;
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0x0 0x80040000 0x0 0x1000>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0x0 0x80050000 0x0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0xd5 0x8>;
		phandle = <0xbb>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x14a>;
	};

	smi_common@14019000 {
		clock-names = "scp-dis", "mm-common";
		clocks = <0x20 0x3 0x23 0x1>;
		compatible = "mediatek,smi_common";
		mediatek,smi-id = <0x8>;
		mmsys_config = <0x23>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	smi_larb0@14017000 {
		clock-names = "scp-dis", "mm-larb0";
		clocks = <0x20 0x3 0x23 0x2>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x108 0x8>;
		mediatek,smi-id = <0x0>;
		phandle = <0x2f>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	smi_larb10@15032000 {
		compatible = "mediatek,smi_larb10";
		phandle = <0x12c>;
		reg = <0x0 0x15032000 0x0 0x1000>;
	};

	smi_larb11@15033000 {
		compatible = "mediatek,smi_larb11";
		phandle = <0x12d>;
		reg = <0x0 0x15033000 0x0 0x1000>;
	};

	smi_larb1@14018000 {
		clock-names = "scp-dis", "mm-larb1";
		clocks = <0x20 0x3 0x23 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		mediatek,smi-id = <0x1>;
		phandle = <0x61>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	smi_larb2@16010000 {
		clock-names = "scp-vde", "vdec-vdec";
		clocks = <0x20 0xd 0x63 0x1>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		interrupts = <0x0 0x14a 0x8>;
		mediatek,smi-id = <0x2>;
		phandle = <0x127>;
		reg = <0x0 0x16010000 0x0 0x1000>;
	};

	smi_larb3@17010000 {
		clock-names = "scp-ven", "venc-venc", "venc-jpgenc";
		clocks = <0x20 0x6 0x64 0x2 0x64 0x3>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		interrupts = <0x0 0x10d 0x8>;
		mediatek,smi-id = <0x3>;
		phandle = <0x128>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb4@1502f000 {
		clock-names = "scp-isp", "img-larb4";
		clocks = <0x20 0x5 0x66 0x2>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		interrupts = <0x0 0x12b 0x8>;
		mediatek,smi-id = <0x4>;
		phandle = <0x65>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	smi_larb5@15021000 {
		clock-names = "scp-isp", "img-larb5";
		clocks = <0x20 0x5 0x66 0x1>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		interrupts = <0x0 0x123 0x8>;
		mediatek,smi-id = <0x5>;
		phandle = <0x129>;
		reg = <0x0 0x15021000 0x0 0x1000>;
	};

	smi_larb6@1a001000 {
		clock-names = "scp-cam", "cam-larb6";
		clocks = <0x20 0x9 0x6c 0x1>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		interrupts = <0x0 0x110 0x8>;
		mediatek,smi-id = <0x6>;
		phandle = <0x12e>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb7@1a002000 {
		clock-names = "scp-cam", "cam-larb7";
		clocks = <0x20 0x9 0x6c 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x11f 0x8>;
		mediatek,smi-id = <0x7>;
		phandle = <0x12f>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb8@15030000 {
		compatible = "mediatek,smi_larb8";
		phandle = <0x12a>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb9@15031000 {
		compatible = "mediatek,smi_larb9";
		phandle = <0x12b>;
		reg = <0x0 0x15031000 0x0 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x5 0x0 0xf 0x13 0x18000>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xc 0x12 0x20000>;
		mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x0 0x3 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x0 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x0 0x8 0x11 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x0 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x0 0x6 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0xf 0x13 0x30000>;
		mtk_dsp_primary = <0x0 0x0 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x0>;
		mtk_dsp_voip = <0x1 0x1 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x54>;
		swdsp_smartpa_process_enable = <0x5>;
	};

	sound {
		compatible = "mediatek,mt6785-mt6359-sound";
		mediatek,audio-codec = <0x52>;
		mediatek,platform = <0x53>;
		mediatek,snd_audio_dsp = <0x54>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x121>;

		mediatek,speaker-codec {
			sound-dai = <0x55>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x1c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8f 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x10e>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x93 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x10f>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x98 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x110>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x3d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x99 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x111>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x4c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9c 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x112>;
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x4d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9d 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x113>;
		reg = <0x0 0x11019000 0x0 0x1000>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x6a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x90 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x114>;
		reg = <0x0 0x1101d000 0x0 0x1000>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x6b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0x115>;
		reg = <0x0 0x1101e000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xe8 0x4 0x0 0xeb 0x4 0x0 0xec 0x4 0x0 0xed 0x4 0x0 0xee 0x4 0x0 0xef 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x154 0x8>;
		mediatek,cirq_num = <0x115>;
		mediatek,spi_start_offset = <0x40>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		clocks = <0x12 0x72>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xe0 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	tcpc_pd {
		phandle = <0x148>;
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0x0 0x84000000 0x0 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0x0 0x83020000 0x0 0x1000>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x21 0xa>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x64 0x8>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-message {
		phandle = <0x14e>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x22 0x0>;
		phandle = <0x116>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x22 0x1>;
		phandle = <0x117>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x22 0x2>;
		phandle = <0x118>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
		phandle = <0xf1>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x12>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x0 0x48 0x8>;
		phandle = <0xbc>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "goodix,touch", "mediatek,touch";
		phandle = <0x144>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	ts_focal {
		phandle = <0x146>;
	};

	ts_novatek {
		phandle = <0x145>;
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0x0 0x87680000 0x0 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0x0 0x87690000 0x0 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0x0 0x876b0000 0x0 0x1000>;
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0xb3>;
		interrupts = <0x40 0x0>;
		mt-dual,supported_modes = <0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x4>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6360pd,intr_gpio = <0x1d 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x1d 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0x153>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x21>;
			pd,id-vdo-data = <0xd60029cf 0x0 0x63600000>;
			pd,id-vdo-size = <0x3>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x1912c 0x190c8>;
			pd,sink-pdo-size = <0x2>;
			pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0x0 0x87600000 0x0 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0x0 0x87610000 0x0 0x1000>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs0-clock", "ufs0-unipro-clk", "ufs0-mp-clk", "ufs0-aes-clk";
		clocks = <0x21 0x4f 0x21 0x3e 0x21 0x40 0x21 0x50>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x68 0x8>;
		lanes-per-direction = <0x1>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0x126>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x58>;
		vcc-voltage = <0x2dc6c0>;
		vcc-voltage-plus = <0x0>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0x0 0xf0920000 0x0 0x1000>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		debug_level = <0x6>;
		fpga_i2c_physical_base = <0x11009100>;
		interrupt-names = "musb-hdrc";
		interrupts = <0x0 0x60 0x8>;
		phandle = <0x11d>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11203e00 0x0 0x100 0x0 0x11e40000 0x0 0x10000>;
		reg-names = "ssusb_base", "ssusb_ippc", "ssusb_sif2";
	};

	usb3_phy {
		#phy-cells = <0x1>;
		clock-names = "ssusb_clk", "sys_ck";
		clocks = <0x21 0x5b 0x21 0x69>;
		compatible = "mediatek,usb3_phy";
		reg = <0x0 0x11e40000 0x0 0x10000>;
		reg-names = "sif_base";
	};

	usb3_xhci@11200000 {
		clock-names = "sys_ck";
		clocks = <0x21 0x69>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		interrupts = <0x0 0x61 0x8>;
		phandle = <0x11f>;
		phy-names = "port0_phy";
		phys = <0x33 0x0>;
		reg = <0x0 0x11200000 0x0 0x1000>;
		reg-names = "mac";
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0x120>;
	};

	usbphy0@11E40000 {
		#phy-cells = <0x1>;
		compatible = "mediatek,mt6785-phy";
		phandle = <0x33>;
		reg = <0x0 0x11e40000 0x0 0x10000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "sif_base", "ippc";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x5b 0x1 0x0 0x5c 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x30 0x1a0 0x30 0x1a1 0x30 0x1a2 0x30 0x1a3 0x30 0x1a4 0x30 0x1a5 0x30 0x1a6 0x30 0x1a7 0x30 0x1a8 0x30 0x1a9 0x30 0x1aa 0x30 0x1ab 0x30 0x121 0x30 0x122 0x30 0x124 0x30 0x125>;
		mboxes = <0x30 0x10 0x0 0x1 0x30 0x11 0x0 0x1>;
		mediatek,mailbox-gce = <0x30>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x62>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x149 0x8>;
		reg = <0x0 0x16020000 0x0 0x1000>;
	};

	vdec_core0_vad@1602c000 {
		compatible = "mediatek,vdec_core0_vad";
		reg = <0x0 0x1602c000 0x0 0x1000>;
	};

	vdec_gcon@16000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
		clocks = <0x20 0x3 0x20 0xd 0x20 0x6 0x23 0x1 0x23 0x4 0x23 0x5 0x63 0x1 0x64 0x2>;
		compatible = "mediatek,vdec_gcon", "syscon";
		interrupts = <0x0 0x149 0x8>;
		mediatek,larb = <0x61>;
		mediatek,vcu = <0x62>;
		phandle = <0x63>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_mbist@16001000 {
		compatible = "mediatek,vdec_mbist";
		reg = <0x0 0x16001000 0x0 0x1000>;
	};

	vdec_pp@16024000 {
		compatible = "mediatek,vdec_pp";
		reg = <0x0 0x16024000 0x0 0x1000>;
	};

	vdtop@16025000 {
		compatible = "mediatek,vdtop";
		reg = <0x0 0x16025000 0x0 0x1000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x10e 0x8>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
		clocks = <0x20 0x3 0x20 0xd 0x20 0x6 0x23 0x1 0x23 0x4 0x23 0x5 0x63 0x1 0x64 0x2>;
		compatible = "mediatek,venc_gcon", "syscon";
		interrupts = <0x0 0x10e 0x8>;
		mediatek,larb = <0x65>;
		mediatek,vcu = <0x62>;
		phandle = <0x64>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	venc_jpg@17030000 {
		clock-names = "MT_CG_VENC_JPGENC";
		clocks = <0x64 0x3>;
		compatible = "mediatek,venc_jpg";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x10f 0x8>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	vld2@16026800 {
		compatible = "mediatek,vld2";
		reg = <0x0 0x16026800 0x0 0x1000>;
	};

	vld@16020000 {
		compatible = "mediatek,vld";
		reg = <0x0 0x16020000 0x0 0x1000>;
	};

	vld_top@16020800 {
		compatible = "mediatek,vld_top";
		reg = <0x0 0x16020800 0x0 0x1000>;
	};

	vp6@16026000 {
		compatible = "mediatek,vp6";
		reg = <0x0 0x16026000 0x0 0x1000>;
	};

	vp8_vld@16027800 {
		compatible = "mediatek,vp8_vld";
		reg = <0x0 0x16027800 0x0 0x1000>;
	};

	vp9_vld@16028400 {
		compatible = "mediatek,vp9_vld";
		reg = <0x0 0x16028400 0x0 0x1000>;
	};

	vproc_buck {
		phandle = <0x14b>;
	};

	vpu_core0@0x19100000 {
		clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp2_sel", "clk_top_ipu_if_sel", "clk_apu_core0_jtag_cg", "clk_apu_core0_axi_m_cg", "clk_apu_core0_apu_cg", "clk_apu_core1_jtag_cg", "clk_apu_core1_axi_m_cg", "clk_apu_core1_apu_cg", "clk_apu_conn_apu_cg", "clk_apu_conn_ahb_cg", "clk_apu_conn_axi_cg", "clk_apu_conn_isp_cg", "clk_apu_conn_cam_adl_cg", "clk_apu_conn_img_adl_cg", "clk_apu_conn_emi_26m_cg", "clk_apu_conn_vpu_udi_cg", "clk_apu_vcore_ahb_cg", "clk_apu_vcore_axi_cg", "clk_apu_vcore_adl_cg", "clk_apu_vcore_qos_cg", "clk_top_clk26m", "clk_top_apupll_ck", "clk_top_univpll_d3_d8", "clk_top_univpll_d3_d4", "clk_top_mainpll_d2_d4", "clk_top_univpll_d3_d2", "clk_top_mainpll_d2_d2", "clk_top_univpll_d2_d2", "clk_top_mainpll_d3", "clk_top_univpll_d3", "clk_top_mmpll_d7", "clk_top_mmpll_d6", "clk_top_adsppll_d5", "clk_top_tvdpll_ck", "clk_top_univpll_d2", "clk_top_adsppll_d4", "clk_top_mainpll_d2", "clk_top_mmpll_d4", "clk_mmsys_gals_ipu2mm", "clk_mmsys_gals_ipu12mm", "clk_mmsys_gals_comm1", "clk_mmsys_gals_comm0", "clk_mmsys_smi_common", "clk_mmsys_ipu_dl_txck", "clk_mmsys_ipu_dl_rx_ck", "mtcmos_dis", "mtcmos_vpu_vcore_dormant", "mtcmos_vpu_vcore_shutdown", "mtcmos_vpu_conn_dormant", "mtcmos_vpu_conn_shutdown", "mtcmos_vpu_core0_dormant", "mtcmos_vpu_core0_shutdown", "mtcmos_vpu_core1_dormant", "mtcmos_vpu_core1_shutdown";
		clocks = <0x12 0x24 0x12 0x25 0x12 0x26 0x12 0x27 0x68 0x1 0x68 0x2 0x68 0x3 0x69 0x1 0x69 0x2 0x69 0x3 0x6a 0x1 0x6a 0x2 0x6a 0x3 0x6a 0x4 0x6a 0x5 0x6a 0x6 0x6a 0x7 0x6a 0x8 0x6b 0x1 0x6b 0x2 0x6b 0x3 0x6b 0x4 0x13 0x12 0x99 0x12 0x45 0x12 0x44 0x12 0x31 0x12 0x43 0x12 0x30 0x12 0x40 0x12 0x2d 0x12 0x3d 0x12 0x70 0x12 0x6f 0x12 0x95 0x12 0x51 0x12 0x3c 0x12 0x94 0x12 0x2c 0x12 0x69 0x23 0xa 0x23 0x7 0x23 0x5 0x23 0x4 0x23 0x1 0x23 0xc 0x23 0x26 0x20 0x3 0x20 0xe 0x20 0xf 0x20 0x14 0x20 0x15 0x20 0x10 0x20 0x11 0x20 0x12 0x20 0x13>;
		compatible = "mediatek,vpu_core0";
		interrupts = <0x0 0x145 0x8>;
		reg = <0x0 0x19100000 0x0 0x94000>;
	};

	vpu_core1@0x19200000 {
		compatible = "mediatek,vpu_core1";
		interrupts = <0x0 0x146 0x8>;
		reg = <0x0 0x19200000 0x0 0x94000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0x0 0x870a0000 0x0 0x1000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x142 0x8>;
		memory-region = <0x67>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@1502a000 {
		clock-names = "WPE_CLK_IMG_WPE_A";
		clocks = <0x66 0x8>;
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x129 0x8>;
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	wpe_b@1502d000 {
		clock-names = "WPE_CLK_IMG_WPE_B";
		clocks = <0x66 0x9>;
		compatible = "mediatek,wpe_b";
		interrupts = <0x0 0x12a 0x8>;
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	xiaomi_touch {
		phandle = <0x147>;
	};
};
