;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 172, @211
	SUB @127, 104
	MOV -7, <729
	SUB @127, 104
	ADD 210, 30
	ADD 210, 30
	CMP -207, <-120
	JMZ -7, @-20
	MOV -17, <729
	SUB @0, @2
	JMN <-200, #100
	DJN -1, @-20
	SUB @127, 104
	JMZ -7, @-20
	SUB @-127, 100
	DJN -1, @-20
	SPL 0, <402
	SUB @121, 103
	MOV -7, <729
	SUB #72, @201
	SPL 0, <402
	JMZ -7, @-20
	SUB @121, 103
	SUB @121, 103
	CMP @127, 104
	SUB -7, <-20
	SUB <0, @2
	DJN -1, @-20
	SLT 10, 9
	SUB @121, 103
	JMZ -7, @-20
	SLT 30, 9
	ADD 10, 9
	SUB @121, 103
	MOV -7, <-29
	CMP -267, <-120
	SUB @121, 130
	JMZ -7, @-20
	JMZ -7, @-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	SLT 12, @13
