// Seed: 2014347841
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output wand id_2,
    output tri  id_3
);
  assign id_3 = 1;
  wire id_5;
  wire id_6;
  assign id_5 = 1;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6
  );
endmodule
