<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v</a>
defines: 
time_elapsed: 1.384s
ram usage: 42824 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp9fdva3fd/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:70
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:71, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:72
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:73
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:74
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:75
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:76, file:<a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:11
    |vpiStmt:
    \_begin: , id:12, line:9
      |vpiFullName:work@top
      |vpiStmt:
      \_delay_control: , id:13, line:10
        |#1
      |vpiStmt:
      \_if_stmt: , id:19, line:11
        |vpiCondition:
        \_operation: , id:16, line:11
          |vpiOpType:15
          |vpiOperand:
          \_bit_select: (rvar), id:14, line:11
            |vpiName:rvar
            |vpiFullName:work@top.rvar
            |vpiIndex:
            \_constant: , id:15, line:11
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiOperand:
          \_operation: , id:17, line:11
            |vpiOpType:1
            |vpiOperand:
            \_constant: , id:18, line:11
              |vpiConstType:2
              |REAL:1.000000
        |vpiStmt:
        \_begin: , id:20, line:11
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:21, line:12
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:22, line:12
              |vpiConstType:6
              |vpiSize:51
              |STRING:&#34;Failed: real wire array[0], expected -1.0, got %g&#34;
            |vpiArgument:
            \_bit_select: (rvar), id:23, line:12
              |vpiName:rvar
              |vpiIndex:
              \_constant: , id:24, line:12
                |vpiConstType:7
                |vpiSize:32
                |INT:0
          |vpiStmt:
          \_assignment: , id:27, line:13
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (passed), id:25, line:13
              |vpiName:passed
              |vpiFullName:work@top.passed
            |vpiRhs:
            \_constant: , id:26, line:13
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:32, line:16
        |vpiCondition:
        \_operation: , id:30, line:16
          |vpiOpType:15
          |vpiOperand:
          \_bit_select: (rvar), id:28, line:16
            |vpiName:rvar
            |vpiFullName:work@top.rvar
            |vpiIndex:
            \_constant: , id:29, line:16
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiOperand:
          \_constant: , id:31, line:16
            |vpiConstType:2
            |REAL:2.000000
        |vpiStmt:
        \_begin: , id:33, line:16
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:34, line:17
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:35, line:17
              |vpiConstType:6
              |vpiSize:50
              |STRING:&#34;Failed: real wire array[1], expected 2.0, got %g&#34;
            |vpiArgument:
            \_bit_select: (rvar), id:36, line:17
              |vpiName:rvar
              |vpiIndex:
              \_constant: , id:37, line:17
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_assignment: , id:40, line:18
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (passed), id:38, line:18
              |vpiName:passed
              |vpiFullName:work@top.passed
            |vpiRhs:
            \_constant: , id:39, line:18
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_assignment: , id:43, line:21
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rval), id:41, line:21
          |vpiName:rval
          |vpiFullName:work@top.rval
        |vpiRhs:
        \_constant: , id:42, line:21
          |vpiConstType:2
          |REAL:2.000000
      |vpiStmt:
      \_delay_control: , id:44, line:22
        |#1
      |vpiStmt:
      \_if_stmt: , id:49, line:23
        |vpiCondition:
        \_operation: , id:47, line:23
          |vpiOpType:15
          |vpiOperand:
          \_bit_select: (rvar), id:45, line:23
            |vpiName:rvar
            |vpiFullName:work@top.rvar
            |vpiIndex:
            \_constant: , id:46, line:23
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiOperand:
          \_constant: , id:48, line:23
            |vpiConstType:2
            |REAL:4.000000
        |vpiStmt:
        \_begin: , id:50, line:23
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($display), id:51, line:24
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:52, line:24
              |vpiConstType:6
              |vpiSize:50
              |STRING:&#34;Failed: real wire array[1], expected 4.0, got %g&#34;
            |vpiArgument:
            \_bit_select: (rvar), id:53, line:24
              |vpiName:rvar
              |vpiIndex:
              \_constant: , id:54, line:24
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_assignment: , id:57, line:25
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (passed), id:55, line:25
              |vpiName:passed
              |vpiFullName:work@top.passed
            |vpiRhs:
            \_constant: , id:56, line:25
              |vpiConstType:3
              |vpiSize:1
              |BIN:0
      |vpiStmt:
      \_if_stmt: , id:59, line:28
        |vpiCondition:
        \_ref_obj: (passed), id:58, line:28
          |vpiName:passed
          |vpiFullName:work@top.passed
        |vpiStmt:
        \_sys_func_call: ($display), id:60, line:28
          |vpiName:$display
          |vpiArgument:
          \_constant: , id:61, line:28
            |vpiConstType:6
            |vpiSize:8
            |STRING:&#34;PASSED&#34;
  |vpiContAssign:
  \_cont_assign: , id:4, line:6
    |vpiRhs:
    \_operation: , id:2, line:6
      |vpiOpType:1
      |vpiOperand:
      \_constant: , id:3, line:6
        |vpiConstType:2
        |REAL:1.000000
    |vpiLhs:
    \_bit_select: (rvar), id:0, line:6
      |vpiName:rvar
      |vpiFullName:work@top.rvar
      |vpiIndex:
      \_constant: , id:1, line:6
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiContAssign:
  \_cont_assign: , id:10, line:7
    |vpiRhs:
    \_operation: , id:8, line:7
      |vpiOpType:25
      |vpiOperand:
      \_constant: , id:7, line:7
        |vpiConstType:2
        |REAL:2.000000
      |vpiOperand:
      \_ref_obj: (rval), id:9, line:7
        |vpiName:rval
        |vpiFullName:work@top.rval
    |vpiLhs:
    \_bit_select: (rvar), id:5, line:7
      |vpiName:rvar
      |vpiFullName:work@top.rvar
      |vpiIndex:
      \_constant: , id:6, line:7
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiNet:
  \_logic_net: (passed), id:77, line:2
    |vpiName:passed
    |vpiFullName:work@top.passed
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rval), id:78, line:3
    |vpiName:rval
    |vpiFullName:work@top.rval
  |vpiNet:
  \_logic_net: (rvar), id:79, line:4
    |vpiName:rvar
    |vpiFullName:work@top.rvar
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:80, file:<a href="../../../../third_party/tests/ivtest/ivltests/real_wire_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/real_wire_array.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiRegArray:
  \_array_var: , id:62
    |vpiReg:
    \_logic_var: (passed), id:63, line:2
      |vpiName:passed
      |vpiExpr:
      \_constant: , id:64, line:2
        |vpiConstType:3
        |vpiSize:1
        |BIN:1
  |vpiRegArray:
  \_array_var: , id:65
    |vpiReg:
    \_logic_var: (rval), id:66, line:3
      |vpiName:rval
      |vpiExpr:
      \_constant: , id:67, line:3
        |vpiConstType:2
        |REAL:1.000000
  |vpiRegArray:
  \_array_var: , id:68
    |vpiReg:
    \_logic_var: (rvar), id:69, line:4
      |vpiName:rvar

Object: work_top of type 32 @ 1
Object:  of type 8 @ 6
Object:  of type 39 @ 6
Object:  of type 7 @ 6
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>