
FPGA_CORE_INCLUDE: wb/wb_uart16550/rtl/verilog/
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/raminfr.v
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_debug_if.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_receiver.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_regs.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_rfifo.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_sync_flops.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_tfifo.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_top.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_transmitter.v  
FPGA_CORE_SIMULATION: wb/wb_uart16550/rtl/verilog/uart_wb.v
