use crate::instruction::{Instruction, InstructionType, AddressingMode};
use crate::cpu::Cpu;

macro_rules! instruction_table {
    ($($opcode: expr, $instruction_type: expr, $mode: expr, $cycles: expr, $extra_cycle: expr, $fun: expr);+) => {
        &[
            $(Instruction {opcode: $opcode, instruction_type: $instruction_type, mode: $mode, cycles: $cycles, extra_cycle: $extra_cycle, fun: $fun},)*
        ]
    }
}

pub const INSTRUCTIONS: &'static [Instruction] = instruction_table! {
    0x00, InstructionType::BRK, AddressingMode::Implied, 0, false, Cpu::brk;
    0x01, InstructionType::ORA, AddressingMode::IndirectX, 0, false, Cpu::ora;
    0x02, InstructionType::KIL, AddressingMode::Implied, 0, false, Cpu::nop;
    0x03, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x04, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x05, InstructionType::ORA, AddressingMode::ZeroPage, 0, false, Cpu::ora;
    0x06, InstructionType::ASL, AddressingMode::ZeroPage, 0, false, Cpu::asl;
    0x07, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x08, InstructionType::PHP, AddressingMode::Implied, 0, false, Cpu::php;
    0x09, InstructionType::ORA, AddressingMode::Immediate, 0, false, Cpu::ora;
    0x0A, InstructionType::ASL, AddressingMode::Accumulator, 0, false, Cpu::asl;
    0x0B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x0C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x0D, InstructionType::ORA, AddressingMode::Absolute, 0, false, Cpu::ora;
    0x0E, InstructionType::ASL, AddressingMode::Absolute, 0, false, Cpu::asl;
    0x0F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x10, InstructionType::BPL, AddressingMode::Relative, 0, false, Cpu::bpl;
    0x11, InstructionType::ORA, AddressingMode::IndirectY, 0, false, Cpu::ora;
    0x12, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x13, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x14, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x15, InstructionType::ORA, AddressingMode::ZeroPageX, 0, false, Cpu::ora;
    0x16, InstructionType::ASL, AddressingMode::ZeroPageX, 0, false, Cpu::asl;
    0x17, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x18, InstructionType::CLC, AddressingMode::Implied, 0, false, Cpu::clc;
    0x19, InstructionType::ORA, AddressingMode::AbsoluteY, 0, false, Cpu::ora;
    0x1A, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x1B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x1C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x1D, InstructionType::ORA, AddressingMode::AbsoluteX, 0, false, Cpu::ora;
    0x1E, InstructionType::ASL, AddressingMode::AbsoluteX, 0, false, Cpu::asl;
    0x1F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x20, InstructionType::JSR, AddressingMode::Absolute, 0, false, Cpu::jsr;
    0x21, InstructionType::AND, AddressingMode::IndirectX, 0, false, Cpu::and;
    0x22, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x23, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x24, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x25, InstructionType::BIT, AddressingMode::ZeroPage, 0, false, Cpu::bit;
    0x26, InstructionType::AND, AddressingMode::ZeroPage, 0, false, Cpu::and;
    0x27, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x28, InstructionType::ROL, AddressingMode::ZeroPage, 0, false, Cpu::rol;
    0x29, InstructionType::PLP, AddressingMode::Implied, 0, false, Cpu::plp;
    0x2A, InstructionType::AND, AddressingMode::Immediate, 0, false, Cpu::and;
    0x2B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x2C, InstructionType::ROL, AddressingMode::Accumulator, 0, false, Cpu::rol;
    0x2D, InstructionType::BIT, AddressingMode::Absolute, 0, false, Cpu::bit;
    0x2E, InstructionType::AND, AddressingMode::Absolute, 0, false, Cpu::and;
    0x2F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x30, InstructionType::ROL, AddressingMode::Absolute, 0, false, Cpu::rol;
    0x31, InstructionType::BMI, AddressingMode::Relative, 0, false, Cpu::bmi;
    0x32, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x33, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x34, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x35, InstructionType::AND, AddressingMode::IndirectY, 0, false, Cpu::and;
    0x36, InstructionType::AND, AddressingMode::ZeroPageX, 0, false, Cpu::and;
    0x37, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x38, InstructionType::SEC, AddressingMode::Implied, 0, false, Cpu::sec;
    0x39, InstructionType::AND, AddressingMode::AbsoluteY, 0, false, Cpu::and;
    0x3A, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x3B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x3C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x3D, InstructionType::AND, AddressingMode::AbsoluteX, 0, false, Cpu::and;
    0x3E, InstructionType::ROL, AddressingMode::AbsoluteX, 0, false, Cpu::rol;
    0x3F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x40, InstructionType::RTI, AddressingMode::Implied, 0, false, Cpu::rti;
    0x41, InstructionType::EOR, AddressingMode::IndirectX, 0, false, Cpu::eor;
    0x42, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x43, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x44, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x45, InstructionType::EOR, AddressingMode::ZeroPage, 0, false, Cpu::eor;
    0x46, InstructionType::LSR, AddressingMode::ZeroPage, 0, false, Cpu::lsr;
    0x47, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x48, InstructionType::PHA, AddressingMode::Implied, 0, false, Cpu::pha;
    0x49, InstructionType::EOR, AddressingMode::Immediate, 0, false, Cpu::eor;
    0x4A, InstructionType::LSR, AddressingMode::Accumulator, 0, false, Cpu::lsr;
    0x4B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x4C, InstructionType::JMP, AddressingMode::Absolute, 0, false, Cpu::jmp;
    0x4D, InstructionType::EOR, AddressingMode::Absolute, 0, false, Cpu::eor;
    0x4E, InstructionType::LSR, AddressingMode::Absolute, 0, false, Cpu::lsr;
    0x4F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x50, InstructionType::BVC, AddressingMode::Relative, 0, false, Cpu::bvc;
    0x51, InstructionType::EOR, AddressingMode::IndirectY, 0, false, Cpu::eor;
    0x52, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x53, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x54, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x55, InstructionType::EOR, AddressingMode::ZeroPageX, 0, false, Cpu::eor;
    0x56, InstructionType::LSR, AddressingMode::ZeroPageX, 0, false, Cpu::lsr;
    0x57, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x58, InstructionType::CLI, AddressingMode::Implied, 0, false, Cpu::cli;
    0x59, InstructionType::EOR, AddressingMode::AbsoluteY, 0, false, Cpu::eor;
    0x5A, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x5B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x5C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x5D, InstructionType::EOR, AddressingMode::AbsoluteX, 0, false, Cpu::eor;
    0x5E, InstructionType::LSR, AddressingMode::AbsoluteX, 0, false, Cpu::lsr;
    0x5F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x60, InstructionType::RTS, AddressingMode::Implied, 0, false, Cpu::rts;
    0x61, InstructionType::ADC, AddressingMode::IndirectX, 0, false, Cpu::adc;
    0x62, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x63, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x64, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x65, InstructionType::ADC, AddressingMode::ZeroPage, 0, false, Cpu::adc;
    0x66, InstructionType::ROR, AddressingMode::ZeroPage, 0, false, Cpu::ror;
    0x67, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x68, InstructionType::PLA, AddressingMode::Implied, 0, false, Cpu::pla;
    0x69, InstructionType::ADC, AddressingMode::Immediate, 0, false, Cpu::adc;
    0x6A, InstructionType::ROR, AddressingMode::Accumulator, 0, false, Cpu::ror;
    0x6B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x6C, InstructionType::JMP, AddressingMode::Indirect, 0, false, Cpu::jmp;
    0x6D, InstructionType::ADC, AddressingMode::Absolute, 0, false, Cpu::adc;
    0x6E, InstructionType::ROR, AddressingMode::Absolute, 0, false, Cpu::ror;
    0x6F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x70, InstructionType::BVS, AddressingMode::Relative, 0, false, Cpu::bvs;
    0x71, InstructionType::ADC, AddressingMode::IndirectY, 0, false, Cpu::adc;
    0x72, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x73, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x74, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x75, InstructionType::ADC, AddressingMode::ZeroPageX, 0, false, Cpu::adc;
    0x76, InstructionType::ROR, AddressingMode::ZeroPageX, 0, false, Cpu::ror;
    0x77, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x78, InstructionType::SEI, AddressingMode::Implied, 0, false, Cpu::sei;
    0x79, InstructionType::ADC, AddressingMode::AbsoluteY, 0, false, Cpu::adc;
    0x7A, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x7B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x7C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x7D, InstructionType::ADC, AddressingMode::AbsoluteX, 0, false, Cpu::adc;
    0x7E, InstructionType::ROR, AddressingMode::AbsoluteX, 0, false, Cpu::ror;
    0x7F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x80, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x81, InstructionType::STA, AddressingMode::IndirectX, 0, false, Cpu::sta;
    0x82, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x83, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x84, InstructionType::STY, AddressingMode::ZeroPage, 0, false, Cpu::sty;
    0x85, InstructionType::STA, AddressingMode::ZeroPage, 0, false, Cpu::sta;
    0x86, InstructionType::STX, AddressingMode::ZeroPage, 0, false, Cpu::stx;
    0x87, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x88, InstructionType::DEY, AddressingMode::Implied, 0, false, Cpu::dey;
    0x89, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x8A, InstructionType::TXA, AddressingMode::Implied, 0, false, Cpu::txa;
    0x8B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x8C, InstructionType::STY, AddressingMode::Absolute, 0, false, Cpu::sty;
    0x8D, InstructionType::STA, AddressingMode::Absolute, 0, false, Cpu::sta;
    0x8E, InstructionType::STX, AddressingMode::Absolute, 0, false, Cpu::stx;
    0x8F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x90, InstructionType::BCC, AddressingMode::Relative, 0, false, Cpu::bcc;
    0x91, InstructionType::STA, AddressingMode::IndirectY, 0, false, Cpu::sta;
    0x92, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x93, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x94, InstructionType::STY, AddressingMode::ZeroPageX, 0, false, Cpu::sty;
    0x95, InstructionType::STA, AddressingMode::ZeroPageX, 0, false, Cpu::sta;
    0x96, InstructionType::STX, AddressingMode::ZeroPageY, 0, false, Cpu::stx;
    0x97, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x98, InstructionType::TYA, AddressingMode::Implied, 0, false, Cpu::tya;
    0x99, InstructionType::STA, AddressingMode::AbsoluteY, 0, false, Cpu::sta;
    0x9A, InstructionType::TXS, AddressingMode::Implied, 0, false, Cpu::txs;
    0x9B, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x9C, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x9D, InstructionType::STA, AddressingMode::AbsoluteX, 0, false, Cpu::sta;
    0x9E, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0x9F, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xA0, InstructionType::LDY, AddressingMode::Immediate, 0, false, Cpu::ldy;
    0xA1, InstructionType::LDA, AddressingMode::IndirectX, 0, false, Cpu::lda;
    0xA2, InstructionType::LDX, AddressingMode::Immediate, 0, false, Cpu::ldx;
    0xA3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xA4, InstructionType::LDY, AddressingMode::ZeroPage, 0, false, Cpu::ldy;
    0xA5, InstructionType::LDA, AddressingMode::ZeroPage, 0, false, Cpu::lda;
    0xA6, InstructionType::LDX, AddressingMode::ZeroPage, 0, false, Cpu::ldx;
    0xA7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xA8, InstructionType::TAY, AddressingMode::Implied, 0, false, Cpu::tay;
    0xA9, InstructionType::LDA, AddressingMode::Immediate, 0, false, Cpu::lda;
    0xAA, InstructionType::TAX, AddressingMode::Implied, 0, false, Cpu::tax;
    0xAB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xAC, InstructionType::LDY, AddressingMode::Absolute, 0, false, Cpu::ldy;
    0xAD, InstructionType::LDA, AddressingMode::Absolute, 0, false, Cpu::lda;
    0xAE, InstructionType::LDX, AddressingMode::Absolute, 0, false, Cpu::ldx;
    0xAF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xB0, InstructionType::BCS, AddressingMode::Relative, 0, false, Cpu::cxs;
    0xB1, InstructionType::LDA, AddressingMode::IndirectY, 0, false, Cpu::lda;
    0xB2, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xB3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xB4, InstructionType::LDY, AddressingMode::ZeroPageX, 0, false, Cpu::ldy;
    0xB5, InstructionType::LDA, AddressingMode::ZeroPageX, 0, false, Cpu::lda;
    0xB6, InstructionType::LDX, AddressingMode::ZeroPageY, 0, false, Cpu::ldx;
    0xB7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xB8, InstructionType::CLV, AddressingMode::Implied, 0, false, Cpu::clv;
    0xB9, InstructionType::LDA, AddressingMode::AbsoluteY, 0, false, Cpu::lda;
    0xBA, InstructionType::TSX, AddressingMode::Implied, 0, false, Cpu::tsx;
    0xBB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xBC, InstructionType::LDY, AddressingMode::AbsoluteX, 0, false, Cpu::ldy;
    0xBD, InstructionType::LDA, AddressingMode::AbsoluteX, 0, false, Cpu::lda;
    0xBE, InstructionType::LDX, AddressingMode::AbsoluteY, 0, false, Cpu::ldx;
    0xBF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xC0, InstructionType::CPY, AddressingMode::Immediate, 0, false, Cpu::cpy;
    0xC1, InstructionType::CMP, AddressingMode::IndirectX, 0, false, Cpu::cmp;
    0xC2, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xC3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xC4, InstructionType::CPY, AddressingMode::ZeroPage, 0, false, Cpu::cpy;
    0xC5, InstructionType::CMP, AddressingMode::ZeroPage, 0, false, Cpu::cmp;
    0xC6, InstructionType::DEC, AddressingMode::ZeroPage, 0, false, Cpu::dec;
    0xC7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xC8, InstructionType::INY, AddressingMode::Implied, 0, false, Cpu::iny;
    0xC9, InstructionType::CMP, AddressingMode::Immediate, 0, false, Cpu::cmp;
    0xCA, InstructionType::DEX, AddressingMode::Implied, 0, false, Cpu::dex;
    0xCB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xCC, InstructionType::CPY, AddressingMode::Absolute, 0, false, Cpu::cpy;
    0xCD, InstructionType::CMP, AddressingMode::Absolute, 0, false, Cpu::cmp;
    0xCE, InstructionType::DEC, AddressingMode::Absolute, 0, false, Cpu::dec;
    0xCF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xD0, InstructionType::BNE, AddressingMode::Relative, 0, false, Cpu::bne;
    0xD1, InstructionType::CMP, AddressingMode::IndirectY, 0, false, Cpu::cmp;
    0xD2, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xD3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xD4, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xD5, InstructionType::CMP, AddressingMode::ZeroPageX, 0, false, Cpu::cmp;
    0xD6, InstructionType::DEC, AddressingMode::ZeroPageX, 0, false, Cpu::dec;
    0xD7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xD8, InstructionType::CLD, AddressingMode::Implied, 0, false, Cpu::cld;
    0xD9, InstructionType::CMP, AddressingMode::AbsoluteY, 0, false, Cpu::cmp;
    0xDA, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xDB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xDC, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xDD, InstructionType::CMP, AddressingMode::AbsoluteX, 0, false, Cpu::cmp;
    0xDE, InstructionType::DEC, AddressingMode::AbsoluteX, 0, false, Cpu::dec;
    0xDF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xE0, InstructionType::CPX, AddressingMode::Immediate, 0, false, Cpu::cpx;
    0xE1, InstructionType::SBC, AddressingMode::IndirectX, 0, false, Cpu::sbc;
    0xE2, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xE3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xE4, InstructionType::CPX, AddressingMode::ZeroPage, 0, false, Cpu::cpx;
    0xE5, InstructionType::SBC, AddressingMode::ZeroPage, 0, false, Cpu::sbc;
    0xE6, InstructionType::INC, AddressingMode::ZeroPage, 0, false, Cpu::inc;
    0xE7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xE8, InstructionType::INX, AddressingMode::Implied, 0, false, Cpu::inx;
    0xE9, InstructionType::SBC, AddressingMode::Immediate, 0, false, Cpu::sbc;
    0xEA, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xEB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xEC, InstructionType::CPX, AddressingMode::Absolute, 0, false, Cpu::cpx;
    0xED, InstructionType::SBC, AddressingMode::Absolute, 0, false, Cpu::sbc;
    0xEE, InstructionType::INC, AddressingMode::Absolute, 0, false, Cpu::inc;
    0xEF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xF0, InstructionType::BEQ, AddressingMode::Relative, 0, false, Cpu::beq;
    0xF1, InstructionType::SBC, AddressingMode::IndirectY, 0, false, Cpu::sbc;
    0xF2, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xF3, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xF4, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xF5, InstructionType::SBC, AddressingMode::ZeroPageX, 0, false, Cpu::sbc;
    0xF6, InstructionType::INC, AddressingMode::ZeroPageX, 0, false, Cpu::inc;
    0xF7, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xF8, InstructionType::SED, AddressingMode::Implied, 0, false, Cpu::sed;
    0xF9, InstructionType::SBC, AddressingMode::AbsoluteY, 0, false, Cpu::sbc;
    0xFA, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xFB, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xFC, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop;
    0xFD, InstructionType::SBC, AddressingMode::AbsoluteX, 0, false, Cpu::sbc;
    0xFE, InstructionType::INC, AddressingMode::AbsoluteX, 0, false, Cpu::inc;
    0xFF, InstructionType::NOP, AddressingMode::Implied, 0, false, Cpu::nop
};