#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 22 23:53:03 2024
# Process ID: 2409
# Current directory: /home/seshan/fpga_test_reference/processor/vcu108
# Command line: vivado -notrace -mode batch -source /home/seshan/fpga_test_reference/fpgamake/tcl/synth.tcl
# Log file: /home/seshan/fpga_test_reference/processor/vcu108/vivado.log
# Journal file: /home/seshan/fpga_test_reference/processor/vcu108/vivado.jou
#-----------------------------------------------------------
source /home/seshan/fpga_test_reference/fpgamake/tcl/synth.tcl -notrace
add_files -scan_for_includes verilog/mkPcieTop.v verilog/mkPcieTop.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v verilog/mkPcieControlAndStatusRegs.v verilog/mkPcieTracer.v verilog/mkPcieHost.v verilog/mkEchoRequestInput.v /home/seshan/Bluespec/opensource/lib/Verilog/Counter.v verilog/mkMemServerRequestInput.v verilog/mkMemToPcieSynth.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v verilog/mkTLPArbiter.v verilog/mkTLPDispatcher.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v verilog/mkEchoIndicationOutput.v verilog/mkMemServerIndicationOutputPipes.v /home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v verilog/mkMMUIndicationOutput.v verilog/mkMMURequestWrapperMemPortalPipes.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v verilog/mkMemServerIndicationProxySynth.v verilog/mkMMUIndicationOutputPipes.v verilog/mkMemServerIndicationOutput.v /home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v verilog/mkConnectalTop.v verilog/mkMMUSynth.v verilog/mkPcieEndpointX7.v verilog/mkMMURequestInput.v verilog/mkMemServerRequestWrapperMemPortalPipes.v /home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v /home/seshan/Bluespec/opensource/lib/Verilog/ClockGen.v verilog/mkMemInterrupt.v /home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v verilog/mkMMUIndicationProxySynth.v verilog/mkPcieToMem.v verilog/mkEchoIndicationOutputPipes.v 
Elapsed time 0 seconds
read_ip /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Elapsed time 1 seconds
read_xdc /home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc
Elapsed time 0 seconds
synth_design  -name mkPcieTop -top mkPcieTop -part xcvu095-ffva2104-2-e -flatten rebuilt -include_dirs "verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado /home/seshan/Bluespec/opensource/lib/Verilog /home/seshan/fpga_test_reference/connectal/verilog" -mode default
Command: synth_design -name mkPcieTop -top mkPcieTop -part xcvu095-ffva2104-2-e -flatten rebuilt -include_dirs {verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado /home/seshan/Bluespec/opensource/lib/Verilog /home/seshan/fpga_test_reference/connectal/verilog} -mode default
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2417 
ERROR: [Synth 8-1031] TASK_fopen___d120 is not declared [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:3660]
INFO: [Synth 8-2350] module mkConnectalTop ignored due to previous errors [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:1098]
Failed to read verilog '/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v'
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Synth 8-1031] TASK_fopen___d120 is not declared [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:3660]
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 23:53:22 2024...
