$date
	Wed Sep 15 00:12:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sol6b_tb $end
$var wire 1 ! salida $end
$var reg 1 " dato0 $end
$var reg 1 # dato1 $end
$var reg 1 $ dato2 $end
$var reg 1 % seleccion $end
$scope module DUT $end
$var wire 1 % A $end
$var wire 1 " B $end
$var wire 1 & Bneg $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 ' Dneg $end
$var wire 1 ( n0 $end
$var wire 1 ) n1 $end
$var wire 1 ! H $end
$scope module m1 $end
$var wire 1 ) D0 $end
$var wire 1 & D1 $end
$var wire 1 % S $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#10000
0!
0)
0(
0'
1$
#20000
1(
1!
1'
1)
0$
1#
#30000
1%
#40000
0(
0!
0&
1"
#50000
