# â• 1-Bit Full Adder â€“ Verilog

## ğŸ§  Project Overview

This project implements a **1-bit Full Adder** using Verilog.  
A full adder adds three 1-bit inputs: `A`, `B`, and `Cin` (carry-in), and produces a 1-bit `Sum` and a `Cout` (carry-out).  
This is a basic building block for multi-bit binary adders and arithmetic circuits.

---

## âœ… Key Features

- **Functionality**:
  - A=0, B=0, Cin=0 â†’ Sum=0, Cout=0  
  - A=1, B=0, Cin=0 â†’ Sum=1, Cout=0  
  - A=1, B=0, Cin=1 â†’ Sum=0, Cout=1  
  - (All combinations can be tested similarly)
- **Inputs**:
  - `A` â€“ First input  
  - `B` â€“ Second input  
  - `Cin` â€“ Carry-in  
- **Outputs**:
  - `Sum` â€“ Sum output  
  - `Cout` â€“ Carry-out  

---

## ğŸ“‚ Files Included

- `fa.v` â€“ Verilog design of 1-bit full adder  
- `fa_tb.v` â€“ Testbench for full adder  
- `fa_waveform.png` â€“ Screenshot of simulation waveform (optional)  
- `README.md` â€“ Documentation for this module  

---

## âš™ï¸ How It Works

1. `Sum` is calculated using two XOR gates: `(A ^ B) ^ Cin`  
2. `Cout` is calculated using: `(A & B) | ((A ^ B) & Cin)`  
3. Implemented structurally using logic gates: XOR, AND, and OR  

---

## ğŸ“Š Testbench Simulation Output

From `fa_tb.v`:

| A | B | Cin | Sum | Cout |
|---|---|-----|-----|------|
| 1 | 0 |  0  |  1  |  0   |
| 1 | 0 |  1  |  0  |  1   |

---

## ğŸ–¼ Waveform

**1-Bit Full Adder Waveform**
![1-Bit Full Adder Waveform](fa_waveform.png)

---

## ğŸ›  Tools Used

- **Verilog** â€“ RTL design and testbench  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **VCS** â€“ Simulation  

---

> ğŸ’¡ The full adder is a fundamental digital building block and is commonly used to build multi-bit adders, ALUs, and arithmetic logic circuits.
