{
    "DESIGN_NAME": "dynamic_noise_reduction_top",
    "VERILOG_FILES": [
        "rtl/spi_rx.sv",
        "rtl/spi_tx.sv",
        "rtl/DFFRAM256x32.v",
        "rtl/dynamic_noise_reduction.sv",
        "rtl/dynamic_noise_filter_top.sv"
    ],
    "CLOCK_PERIOD": 30,
    "CLOCK_PORT": "clk",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": 15.5,
    "FP_PDN_HSPACING": 15.5,
    "FP_PDN_VPITCH": 100,
    "FP_PDN_HPITCH": 100,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "RUN_POST_GRT_RESIZER_TIMING": true,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "SYNTH_AUTONAME": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 700, 700]
  }  