Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/chacha/Router1x3/Synchronizer/Router_Synch/router_syn_tb_isim_beh.exe" -prj "/home/chacha/Router1x3/Synchronizer/Router_Synch/router_syn_tb_beh.prj" "work.router_syn_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/chacha/Router1x3/Synchronizer/Router_Synch/../router_syn_code/router_syn.v" into library work
Analyzing Verilog file "/home/chacha/Router1x3/Synchronizer/Router_Synch/../router_syn_code/router_syn_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82968 KB
Fuse CPU Usage: 1070 ms
Compiling module router_syn
Compiling module router_syn_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/chacha/Router1x3/Synchronizer/Router_Synch/router_syn_tb_isim_beh.exe
Fuse Memory Usage: 643232 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 240 ms
