
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r7, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #94208	; 0x17000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #94208	; 0x17000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #94208	; 0x17000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #94208	; 0x17000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <dcgettext@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <realloc@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <textdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <geteuid@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <iswprint@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <getegid@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <fwrite@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <lseek64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <__ctype_get_mb_cur_max@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__fpending@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <mbrtowc@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <error@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <malloc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <error_at_line@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <__libc_start_main@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__freading@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__gmon_start__@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__ctype_b_loc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <exit@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <bcmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e78 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r5, r1, r4, lsr #31
   10fe4:	andeq	r1, r1, r0, ror #8
   10fe8:	andeq	r5, r1, r4, asr #30
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e90 <__gmon_start__@plt>
   11008:	andeq	r7, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r8, r2, r8, lsr #2
   11034:	andeq	r8, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r8, r2, r8, lsr #2
   1106c:	andeq	r8, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r8, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	1141c <__lxstat64@plt+0x478>
   110b8:	movw	r1, #24563	; 0x5ff3
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10dd0 <dcgettext@plt>
   110cc:	movw	r7, #33076	; 0x8134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #24648	; 0x6048
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10dd0 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #24697	; 0x6079
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10dd0 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #24742	; 0x60a6
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10dd0 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #24796	; 0x60dc
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10dd0 <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #24916	; 0x6154
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10dd0 <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #25165	; 0x624d
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10dd0 <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #25415	; 0x6347
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10dd0 <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #25791	; 0x64bf
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10dd0 <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #25980	; 0x657c
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10dd0 <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #26151	; 0x6627
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10dd0 <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #26426	; 0x673a
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10dd0 <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #26786	; 0x68a2
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10dd0 <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #27073	; 0x69c1
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10dd0 <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #27298	; 0x6aa2
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10dd0 <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #27420	; 0x6b1c
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10dd0 <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #27556	; 0x6ba4
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10dd0 <dcgettext@plt>
   11294:	movw	r1, #27747	; 0x6c63
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10dd0 <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #28424	; 0x6f08
   112c0:	mov	r2, #48	; 0x30
   112c4:	mov	r6, sp
   112c8:	movw	r5, #27761	; 0x6c71
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r1, r0, #32
   112d8:	add	r3, r0, #16
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d16-d17}, [r1]
   112e4:	vld1.64	{d20-d21}, [r3]
   112e8:	vldr	d22, [r0]
   112ec:	add	r1, r6, #32
   112f0:	add	r0, r6, #16
   112f4:	vst1.64	{d16-d17}, [r1]
   112f8:	movw	r1, #27759	; 0x6c6f
   112fc:	vst1.64	{d20-d21}, [r0]
   11300:	mov	r0, r6
   11304:	movt	r1, #1
   11308:	vst1.64	{d18-d19}, [r0], r2
   1130c:	vstr	d22, [r0]
   11310:	mov	r0, r5
   11314:	bl	10d7c <strcmp@plt>
   11318:	cmp	r0, #0
   1131c:	ldrne	r1, [r6, #8]!
   11320:	cmpne	r1, #0
   11324:	bne	11310 <__lxstat64@plt+0x36c>
   11328:	movw	r1, #27901	; 0x6cfd
   1132c:	ldr	r6, [r6, #4]
   11330:	mov	r0, #0
   11334:	mov	r2, #5
   11338:	movt	r1, #1
   1133c:	bl	10dd0 <dcgettext@plt>
   11340:	movw	r2, #27924	; 0x6d14
   11344:	movw	r3, #27938	; 0x6d22
   11348:	mov	r1, r0
   1134c:	mov	r0, #1
   11350:	movt	r2, #1
   11354:	movt	r3, #1
   11358:	bl	10efc <__printf_chk@plt>
   1135c:	cmp	r6, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	moveq	r6, r5
   1136c:	bl	10f38 <setlocale@plt>
   11370:	cmp	r0, #0
   11374:	beq	113ac <__lxstat64@plt+0x408>
   11378:	movw	r1, #27978	; 0x6d4a
   1137c:	mov	r2, #3
   11380:	movt	r1, #1
   11384:	bl	10f8c <strncmp@plt>
   11388:	cmp	r0, #0
   1138c:	beq	113ac <__lxstat64@plt+0x408>
   11390:	movw	r1, #27982	; 0x6d4e
   11394:	mov	r0, #0
   11398:	mov	r2, #5
   1139c:	movt	r1, #1
   113a0:	bl	10dd0 <dcgettext@plt>
   113a4:	ldr	r1, [r7]
   113a8:	bl	10d64 <fputs_unlocked@plt>
   113ac:	movw	r1, #28053	; 0x6d95
   113b0:	mov	r0, #0
   113b4:	mov	r2, #5
   113b8:	movt	r1, #1
   113bc:	bl	10dd0 <dcgettext@plt>
   113c0:	movw	r2, #27938	; 0x6d22
   113c4:	mov	r1, r0
   113c8:	mov	r0, #1
   113cc:	mov	r3, r5
   113d0:	movt	r2, #1
   113d4:	bl	10efc <__printf_chk@plt>
   113d8:	movw	r1, #28080	; 0x6db0
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	movt	r1, #1
   113e8:	bl	10dd0 <dcgettext@plt>
   113ec:	mov	r1, r0
   113f0:	movw	r0, #27834	; 0x6cba
   113f4:	movw	r3, #24696	; 0x6078
   113f8:	cmp	r6, r5
   113fc:	mov	r2, r6
   11400:	movt	r0, #1
   11404:	movt	r3, #1
   11408:	moveq	r3, r0
   1140c:	mov	r0, #1
   11410:	bl	10efc <__printf_chk@plt>
   11414:	mov	r0, r4
   11418:	bl	10ea8 <exit@plt>
   1141c:	movw	r0, #33072	; 0x8130
   11420:	movw	r1, #24524	; 0x5fcc
   11424:	mov	r2, #5
   11428:	movt	r0, #2
   1142c:	movt	r1, #1
   11430:	ldr	r5, [r0]
   11434:	mov	r0, #0
   11438:	bl	10dd0 <dcgettext@plt>
   1143c:	mov	r2, r0
   11440:	movw	r0, #33104	; 0x8150
   11444:	mov	r1, #1
   11448:	movt	r0, #2
   1144c:	ldr	r3, [r0]
   11450:	mov	r0, r5
   11454:	bl	10f14 <__fprintf_chk@plt>
   11458:	mov	r0, r4
   1145c:	bl	10ea8 <exit@plt>
   11460:	push	{r4, r5, r6, sl, fp, lr}
   11464:	add	fp, sp, #16
   11468:	mov	r4, r0
   1146c:	ldr	r0, [r1]
   11470:	mov	r5, r1
   11474:	bl	12de4 <__lxstat64@plt+0x1e40>
   11478:	movw	r1, #24696	; 0x6078
   1147c:	mov	r0, #6
   11480:	movt	r1, #1
   11484:	bl	10f38 <setlocale@plt>
   11488:	movw	r6, #27928	; 0x6d18
   1148c:	movw	r1, #27766	; 0x6c76
   11490:	movt	r6, #1
   11494:	movt	r1, #1
   11498:	mov	r0, r6
   1149c:	bl	10f68 <bindtextdomain@plt>
   114a0:	mov	r0, r6
   114a4:	bl	10de8 <textdomain@plt>
   114a8:	movw	r0, #32992	; 0x80e0
   114ac:	mov	r1, #2
   114b0:	movt	r0, #2
   114b4:	str	r1, [r0]
   114b8:	movw	r0, #11420	; 0x2c9c
   114bc:	movt	r0, #1
   114c0:	bl	15fa8 <__lxstat64@plt+0x5004>
   114c4:	movw	r6, #33084	; 0x813c
   114c8:	mov	r0, #1
   114cc:	cmp	r4, #2
   114d0:	movt	r6, #2
   114d4:	str	r5, [r6]
   114d8:	str	r4, [r6, #4]
   114dc:	str	r0, [r6, #8]
   114e0:	blt	114fc <__lxstat64@plt+0x558>
   114e4:	sub	r0, r4, #1
   114e8:	bl	11534 <__lxstat64@plt+0x590>
   114ec:	ldmib	r6, {r1, r2}
   114f0:	cmp	r2, r1
   114f4:	bne	11500 <__lxstat64@plt+0x55c>
   114f8:	eor	r0, r0, #1
   114fc:	pop	{r4, r5, r6, sl, fp, pc}
   11500:	movw	r1, #27790	; 0x6c8e
   11504:	mov	r0, #0
   11508:	mov	r2, #5
   1150c:	movt	r1, #1
   11510:	bl	10dd0 <dcgettext@plt>
   11514:	mov	r4, r0
   11518:	ldr	r0, [r6]
   1151c:	ldr	r1, [r6, #8]
   11520:	ldr	r0, [r0, r1, lsl #2]
   11524:	bl	14da8 <__lxstat64@plt+0x3e04>
   11528:	mov	r1, r0
   1152c:	mov	r0, r4
   11530:	bl	11810 <__lxstat64@plt+0x86c>
   11534:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11538:	add	fp, sp, #28
   1153c:	sub	sp, sp, #4
   11540:	sub	r1, r0, #1
   11544:	cmp	r1, #3
   11548:	bhi	116b8 <__lxstat64@plt+0x714>
   1154c:	add	r0, pc, #0
   11550:	ldr	pc, [r0, r1, lsl #2]
   11554:	andeq	r1, r1, r4, ror #10
   11558:	andeq	r1, r1, ip, asr r6
   1155c:	muleq	r1, r8, r5
   11560:	andeq	r1, r1, r4, lsr #11
   11564:	movw	r0, #33084	; 0x813c
   11568:	movt	r0, #2
   1156c:	ldr	r2, [r0, #8]
   11570:	ldr	r1, [r0]
   11574:	add	r3, r2, #1
   11578:	str	r3, [r0, #8]
   1157c:	ldr	r0, [r1, r2, lsl #2]
   11580:	ldrb	r9, [r0]
   11584:	cmp	r9, #0
   11588:	movwne	r9, #1
   1158c:	and	r0, r9, #1
   11590:	sub	sp, fp, #28
   11594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11598:	sub	sp, fp, #28
   1159c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115a0:	b	1184c <__lxstat64@plt+0x8a8>
   115a4:	movw	r5, #33084	; 0x813c
   115a8:	movw	r1, #28131	; 0x6de3
   115ac:	movt	r5, #2
   115b0:	movt	r1, #1
   115b4:	ldr	r7, [r5]
   115b8:	ldr	r6, [r5, #8]
   115bc:	ldr	r4, [r7, r6, lsl #2]
   115c0:	mov	r0, r4
   115c4:	bl	10d7c <strcmp@plt>
   115c8:	cmp	r0, #0
   115cc:	beq	1178c <__lxstat64@plt+0x7e8>
   115d0:	movw	r1, #28133	; 0x6de5
   115d4:	mov	r0, r4
   115d8:	movt	r1, #1
   115dc:	bl	10d7c <strcmp@plt>
   115e0:	cmp	r0, #0
   115e4:	bne	116cc <__lxstat64@plt+0x728>
   115e8:	add	r4, r6, #3
   115ec:	movw	r1, #28135	; 0x6de7
   115f0:	ldr	r0, [r7, r4, lsl #2]
   115f4:	movt	r1, #1
   115f8:	bl	10d7c <strcmp@plt>
   115fc:	cmp	r0, #0
   11600:	bne	116cc <__lxstat64@plt+0x728>
   11604:	add	r0, r6, #1
   11608:	movw	r1, #28131	; 0x6de3
   1160c:	str	r0, [r5, #8]
   11610:	movt	r1, #1
   11614:	ldr	r8, [r7, r0, lsl #2]
   11618:	mov	r0, r8
   1161c:	bl	10d7c <strcmp@plt>
   11620:	cmp	r0, #0
   11624:	beq	117dc <__lxstat64@plt+0x838>
   11628:	ldrb	r0, [r8]
   1162c:	cmp	r0, #45	; 0x2d
   11630:	bne	11808 <__lxstat64@plt+0x864>
   11634:	ldrb	r0, [r8, #1]
   11638:	cmp	r0, #0
   1163c:	beq	11808 <__lxstat64@plt+0x864>
   11640:	ldrb	r0, [r8, #2]
   11644:	cmp	r0, #0
   11648:	bne	11808 <__lxstat64@plt+0x864>
   1164c:	bl	11ab0 <__lxstat64@plt+0xb0c>
   11650:	ldr	r4, [r5, #8]
   11654:	mov	r9, r0
   11658:	b	117f4 <__lxstat64@plt+0x850>
   1165c:	movw	r6, #33084	; 0x813c
   11660:	movw	r1, #28131	; 0x6de3
   11664:	movt	r6, #2
   11668:	movt	r1, #1
   1166c:	ldr	r5, [r6]
   11670:	ldr	r7, [r6, #8]
   11674:	ldr	r4, [r5, r7, lsl #2]
   11678:	mov	r0, r4
   1167c:	bl	10d7c <strcmp@plt>
   11680:	cmp	r0, #0
   11684:	beq	117b4 <__lxstat64@plt+0x810>
   11688:	ldrb	r0, [r4]
   1168c:	cmp	r0, #45	; 0x2d
   11690:	bne	11808 <__lxstat64@plt+0x864>
   11694:	ldrb	r0, [r4, #1]
   11698:	cmp	r0, #0
   1169c:	beq	11808 <__lxstat64@plt+0x864>
   116a0:	ldrb	r0, [r4, #2]
   116a4:	cmp	r0, #0
   116a8:	bne	11808 <__lxstat64@plt+0x864>
   116ac:	sub	sp, fp, #28
   116b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116b4:	b	11ab0 <__lxstat64@plt+0xb0c>
   116b8:	cmp	r0, #1
   116bc:	blt	1180c <__lxstat64@plt+0x868>
   116c0:	movw	r0, #33084	; 0x813c
   116c4:	movt	r0, #2
   116c8:	ldr	r6, [r0, #8]
   116cc:	movw	r4, #33084	; 0x813c
   116d0:	movt	r4, #2
   116d4:	ldr	r0, [r4, #4]
   116d8:	cmp	r6, r0
   116dc:	bge	11808 <__lxstat64@plt+0x864>
   116e0:	bl	129d0 <__lxstat64@plt+0x1a2c>
   116e4:	mov	r5, r0
   116e8:	ldmib	r4, {r0, r6}
   116ec:	mov	r9, #0
   116f0:	cmp	r6, r0
   116f4:	bge	1177c <__lxstat64@plt+0x7d8>
   116f8:	movw	sl, #28210	; 0x6e32
   116fc:	movw	r8, #28213	; 0x6e35
   11700:	mov	r9, #0
   11704:	movt	sl, #1
   11708:	movt	r8, #1
   1170c:	ldr	r0, [r4]
   11710:	mov	r1, sl
   11714:	ldr	r7, [r0, r6, lsl #2]
   11718:	mov	r0, r7
   1171c:	bl	10d7c <strcmp@plt>
   11720:	cmp	r0, #0
   11724:	bne	11748 <__lxstat64@plt+0x7a4>
   11728:	add	r0, r6, #1
   1172c:	str	r0, [r4, #8]
   11730:	bl	129d0 <__lxstat64@plt+0x1a2c>
   11734:	and	r5, r5, r0
   11738:	ldmib	r4, {r0, r6}
   1173c:	cmp	r6, r0
   11740:	blt	1170c <__lxstat64@plt+0x768>
   11744:	b	1177c <__lxstat64@plt+0x7d8>
   11748:	mov	r0, r7
   1174c:	mov	r1, r8
   11750:	orr	r9, r9, r5
   11754:	bl	10d7c <strcmp@plt>
   11758:	cmp	r0, #0
   1175c:	bne	11780 <__lxstat64@plt+0x7dc>
   11760:	add	r0, r6, #1
   11764:	str	r0, [r4, #8]
   11768:	bl	129d0 <__lxstat64@plt+0x1a2c>
   1176c:	mov	r5, r0
   11770:	ldmib	r4, {r0, r6}
   11774:	cmp	r6, r0
   11778:	blt	1170c <__lxstat64@plt+0x768>
   1177c:	orr	r9, r9, r5
   11780:	and	r0, r9, #1
   11784:	sub	sp, fp, #28
   11788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1178c:	add	r0, r6, #1
   11790:	str	r0, [r5, #8]
   11794:	ldr	r1, [r5, #4]
   11798:	cmp	r0, r1
   1179c:	bge	11808 <__lxstat64@plt+0x864>
   117a0:	bl	1184c <__lxstat64@plt+0x8a8>
   117a4:	eor	r9, r0, #1
   117a8:	and	r0, r9, #1
   117ac:	sub	sp, fp, #28
   117b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117b4:	add	r0, r7, #2
   117b8:	str	r0, [r6, #8]
   117bc:	add	r0, r5, r7, lsl #2
   117c0:	ldr	r0, [r0, #4]
   117c4:	ldrb	r0, [r0]
   117c8:	clz	r0, r0
   117cc:	lsr	r9, r0, #5
   117d0:	and	r0, r9, #1
   117d4:	sub	sp, fp, #28
   117d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117dc:	add	r0, r7, r6, lsl #2
   117e0:	str	r4, [r5, #8]
   117e4:	ldr	r0, [r0, #8]
   117e8:	ldrb	r0, [r0]
   117ec:	clz	r0, r0
   117f0:	lsr	r9, r0, #5
   117f4:	add	r0, r4, #1
   117f8:	str	r0, [r5, #8]
   117fc:	and	r0, r9, #1
   11800:	sub	sp, fp, #28
   11804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11808:	bl	12220 <__lxstat64@plt+0x127c>
   1180c:	bl	10f98 <abort@plt>
   11810:	sub	sp, sp, #12
   11814:	push	{fp, lr}
   11818:	mov	fp, sp
   1181c:	sub	sp, sp, #4
   11820:	mov	ip, r0
   11824:	add	r0, fp, #8
   11828:	stm	r0, {r1, r2, r3}
   1182c:	add	r3, fp, #8
   11830:	mov	r0, #0
   11834:	mov	r1, #0
   11838:	mov	r2, ip
   1183c:	str	r3, [sp]
   11840:	bl	15024 <__lxstat64@plt+0x4080>
   11844:	mov	r0, #2
   11848:	bl	10ea8 <exit@plt>
   1184c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11850:	add	fp, sp, #28
   11854:	sub	sp, sp, #4
   11858:	movw	r6, #33084	; 0x813c
   1185c:	movt	r6, #2
   11860:	ldr	r8, [r6, #8]
   11864:	ldr	r7, [r6]
   11868:	add	r4, r8, #1
   1186c:	ldr	r9, [r7, r4, lsl #2]
   11870:	mov	r0, r9
   11874:	bl	12328 <__lxstat64@plt+0x1384>
   11878:	cmp	r0, #0
   1187c:	beq	11890 <__lxstat64@plt+0x8ec>
   11880:	mov	r0, #0
   11884:	sub	sp, fp, #28
   11888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1188c:	b	1245c <__lxstat64@plt+0x14b8>
   11890:	ldr	r5, [r7, r8, lsl #2]
   11894:	movw	r1, #28131	; 0x6de3
   11898:	movt	r1, #1
   1189c:	mov	r0, r5
   118a0:	bl	10d7c <strcmp@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	119c8 <__lxstat64@plt+0xa24>
   118ac:	movw	r1, #28133	; 0x6de5
   118b0:	mov	r0, r5
   118b4:	movt	r1, #1
   118b8:	bl	10d7c <strcmp@plt>
   118bc:	cmp	r0, #0
   118c0:	bne	118e0 <__lxstat64@plt+0x93c>
   118c4:	add	r0, r7, r8, lsl #2
   118c8:	movw	r1, #28135	; 0x6de7
   118cc:	movt	r1, #1
   118d0:	ldr	r0, [r0, #8]
   118d4:	bl	10d7c <strcmp@plt>
   118d8:	cmp	r0, #0
   118dc:	beq	11a54 <__lxstat64@plt+0xab0>
   118e0:	movw	r1, #28210	; 0x6e32
   118e4:	mov	r0, r9
   118e8:	movt	r1, #1
   118ec:	bl	10d7c <strcmp@plt>
   118f0:	cmp	r0, #0
   118f4:	beq	11910 <__lxstat64@plt+0x96c>
   118f8:	movw	r1, #28213	; 0x6e35
   118fc:	mov	r0, r9
   11900:	movt	r1, #1
   11904:	bl	10d7c <strcmp@plt>
   11908:	cmp	r0, #0
   1190c:	bne	11a78 <__lxstat64@plt+0xad4>
   11910:	ldr	r0, [r6, #4]
   11914:	cmp	r8, r0
   11918:	bge	11a74 <__lxstat64@plt+0xad0>
   1191c:	bl	129d0 <__lxstat64@plt+0x1a2c>
   11920:	mov	r4, r0
   11924:	ldmib	r6, {r0, r5}
   11928:	mov	r9, #0
   1192c:	cmp	r5, r0
   11930:	bge	119b8 <__lxstat64@plt+0xa14>
   11934:	movw	sl, #28210	; 0x6e32
   11938:	movw	r8, #28213	; 0x6e35
   1193c:	mov	r9, #0
   11940:	movt	sl, #1
   11944:	movt	r8, #1
   11948:	ldr	r0, [r6]
   1194c:	mov	r1, sl
   11950:	ldr	r7, [r0, r5, lsl #2]
   11954:	mov	r0, r7
   11958:	bl	10d7c <strcmp@plt>
   1195c:	cmp	r0, #0
   11960:	bne	11984 <__lxstat64@plt+0x9e0>
   11964:	add	r0, r5, #1
   11968:	str	r0, [r6, #8]
   1196c:	bl	129d0 <__lxstat64@plt+0x1a2c>
   11970:	and	r4, r4, r0
   11974:	ldmib	r6, {r0, r5}
   11978:	cmp	r5, r0
   1197c:	blt	11948 <__lxstat64@plt+0x9a4>
   11980:	b	119b8 <__lxstat64@plt+0xa14>
   11984:	mov	r0, r7
   11988:	mov	r1, r8
   1198c:	orr	r9, r9, r4
   11990:	bl	10d7c <strcmp@plt>
   11994:	cmp	r0, #0
   11998:	bne	119bc <__lxstat64@plt+0xa18>
   1199c:	add	r0, r5, #1
   119a0:	str	r0, [r6, #8]
   119a4:	bl	129d0 <__lxstat64@plt+0x1a2c>
   119a8:	mov	r4, r0
   119ac:	ldmib	r6, {r0, r5}
   119b0:	cmp	r5, r0
   119b4:	blt	11948 <__lxstat64@plt+0x9a4>
   119b8:	orr	r9, r9, r4
   119bc:	and	r0, r9, #1
   119c0:	sub	sp, fp, #28
   119c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119c8:	str	r4, [r6, #8]
   119cc:	ldr	r0, [r6, #4]
   119d0:	cmp	r4, r0
   119d4:	bge	11a74 <__lxstat64@plt+0xad0>
   119d8:	movw	r1, #28131	; 0x6de3
   119dc:	mov	r0, r9
   119e0:	movt	r1, #1
   119e4:	bl	10d7c <strcmp@plt>
   119e8:	cmp	r0, #0
   119ec:	beq	11a28 <__lxstat64@plt+0xa84>
   119f0:	ldrb	r0, [r9]
   119f4:	cmp	r0, #45	; 0x2d
   119f8:	bne	11a74 <__lxstat64@plt+0xad0>
   119fc:	ldrb	r0, [r9, #1]
   11a00:	cmp	r0, #0
   11a04:	beq	11a74 <__lxstat64@plt+0xad0>
   11a08:	ldrb	r0, [r9, #2]
   11a0c:	cmp	r0, #0
   11a10:	bne	11a74 <__lxstat64@plt+0xad0>
   11a14:	bl	11ab0 <__lxstat64@plt+0xb0c>
   11a18:	eor	r9, r0, #1
   11a1c:	and	r0, r9, #1
   11a20:	sub	sp, fp, #28
   11a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a28:	add	r0, r8, #3
   11a2c:	str	r0, [r6, #8]
   11a30:	add	r0, r7, r8, lsl #2
   11a34:	ldr	r0, [r0, #8]
   11a38:	ldrb	r0, [r0]
   11a3c:	clz	r0, r0
   11a40:	lsr	r0, r0, #5
   11a44:	eor	r9, r0, #1
   11a48:	and	r0, r9, #1
   11a4c:	sub	sp, fp, #28
   11a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a54:	ldrb	r9, [r9]
   11a58:	add	r0, r8, #3
   11a5c:	str	r0, [r6, #8]
   11a60:	cmp	r9, #0
   11a64:	movwne	r9, #1
   11a68:	and	r0, r9, #1
   11a6c:	sub	sp, fp, #28
   11a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a74:	bl	12220 <__lxstat64@plt+0x127c>
   11a78:	movw	r1, #28216	; 0x6e38
   11a7c:	mov	r0, #0
   11a80:	mov	r2, #5
   11a84:	movt	r1, #1
   11a88:	bl	10dd0 <dcgettext@plt>
   11a8c:	mov	r4, r0
   11a90:	ldr	r0, [r6]
   11a94:	ldr	r1, [r6, #8]
   11a98:	add	r0, r0, r1, lsl #2
   11a9c:	ldr	r0, [r0, #4]
   11aa0:	bl	14da8 <__lxstat64@plt+0x3e04>
   11aa4:	mov	r1, r0
   11aa8:	mov	r0, r4
   11aac:	bl	11810 <__lxstat64@plt+0x86c>
   11ab0:	push	{r4, r5, r6, sl, fp, lr}
   11ab4:	add	fp, sp, #16
   11ab8:	sub	sp, sp, #104	; 0x68
   11abc:	movw	r5, #33084	; 0x813c
   11ac0:	movt	r5, #2
   11ac4:	ldr	r0, [r5]
   11ac8:	ldr	r1, [r5, #8]
   11acc:	ldr	r2, [r0, r1, lsl #2]
   11ad0:	ldrb	r2, [r2, #1]
   11ad4:	sub	r2, r2, #71	; 0x47
   11ad8:	cmp	r2, #51	; 0x33
   11adc:	bhi	121e8 <__lxstat64@plt+0x1244>
   11ae0:	add	r3, pc, #4
   11ae4:	mov	r6, sp
   11ae8:	ldr	pc, [r3, r2, lsl #2]
   11aec:	strdeq	r1, [r1], -r0
   11af0:	andeq	r2, r1, r8, ror #3
   11af4:	andeq	r2, r1, r8, ror #3
   11af8:	andeq	r2, r1, r8, ror #3
   11afc:	andeq	r2, r1, r8, ror #3
   11b00:			; <UNDEFINED> instruction: 0x00011bbc
   11b04:	andeq	r2, r1, r8, ror #3
   11b08:	andeq	r1, r1, r0, asr pc
   11b0c:	andeq	r1, r1, ip, asr #25
   11b10:	andeq	r2, r1, r8, ror #3
   11b14:	andeq	r2, r1, r8, ror #3
   11b18:	andeq	r2, r1, r8, ror #3
   11b1c:	andeq	r1, r1, ip, lsr #26
   11b20:	andeq	r2, r1, r8, ror #3
   11b24:	andeq	r2, r1, r8, ror #3
   11b28:	andeq	r2, r1, r8, ror #3
   11b2c:	andeq	r2, r1, r8, ror #3
   11b30:	andeq	r2, r1, r8, ror #3
   11b34:	andeq	r2, r1, r8, ror #3
   11b38:	andeq	r2, r1, r8, ror #3
   11b3c:	andeq	r2, r1, r8, ror #3
   11b40:	andeq	r2, r1, r8, ror #3
   11b44:	andeq	r2, r1, r8, ror #3
   11b48:	andeq	r2, r1, r8, ror #3
   11b4c:	andeq	r2, r1, r8, ror #3
   11b50:	andeq	r2, r1, r8, ror #3
   11b54:	andeq	r2, r1, r8, ror #3
   11b58:	andeq	r1, r1, r4, ror sp
   11b5c:			; <UNDEFINED> instruction: 0x00011dbc
   11b60:	andeq	r1, r1, r4, lsl #28
   11b64:	andeq	r1, r1, r0, asr ip
   11b68:	andeq	r1, r1, ip, asr #28
   11b6c:	andeq	r1, r1, r4, lsl #24
   11b70:			; <UNDEFINED> instruction: 0x00011bbc
   11b74:	andeq	r2, r1, r8, ror #3
   11b78:	andeq	r2, r1, r8, ror #3
   11b7c:	andeq	r1, r1, r0, lsl #25
   11b80:	andeq	r2, r1, r8, ror #3
   11b84:	andeq	r2, r1, r8, ror #3
   11b88:	muleq	r1, r4, lr
   11b8c:	andeq	r2, r1, r8, ror #3
   11b90:	andeq	r2, r1, r8, ror #1
   11b94:	andeq	r2, r1, r8, ror #3
   11b98:	andeq	r1, r1, ip, asr #29
   11b9c:	andeq	r2, r1, r0, lsr r1
   11ba0:	ldrdeq	r1, [r1], -r8
   11ba4:	andeq	r2, r1, r0, asr r0
   11ba8:	andeq	r2, r1, r8, ror #3
   11bac:	andeq	r2, r1, ip, lsl #3
   11bb0:	muleq	r1, ip, r0
   11bb4:	andeq	r2, r1, r8, ror #3
   11bb8:	andeq	r2, r1, r0, asr #1
   11bbc:	add	r2, r1, #1
   11bc0:	str	r2, [r5, #8]
   11bc4:	ldr	r3, [r5, #4]
   11bc8:	cmp	r2, r3
   11bcc:	bge	1221c <__lxstat64@plt+0x1278>
   11bd0:	add	r1, r1, #2
   11bd4:	str	r1, [r5, #8]
   11bd8:	ldr	r1, [r0, r2, lsl #2]
   11bdc:	mov	r2, sp
   11be0:	mov	r0, #3
   11be4:	bl	10fa4 <__lxstat64@plt>
   11be8:	mov	r4, #0
   11bec:	cmp	r0, #0
   11bf0:	bne	121bc <__lxstat64@plt+0x1218>
   11bf4:	ldr	r0, [sp, #16]
   11bf8:	and	r0, r0, #61440	; 0xf000
   11bfc:	sub	r0, r0, #40960	; 0xa000
   11c00:	b	121b4 <__lxstat64@plt+0x1210>
   11c04:	add	r2, r1, #1
   11c08:	str	r2, [r5, #8]
   11c0c:	ldr	r3, [r5, #4]
   11c10:	cmp	r2, r3
   11c14:	bge	1221c <__lxstat64@plt+0x1278>
   11c18:	add	r1, r1, #2
   11c1c:	str	r1, [r5, #8]
   11c20:	ldr	r1, [r0, r2, lsl #2]
   11c24:	mov	r2, sp
   11c28:	mov	r0, #3
   11c2c:	bl	10f74 <__xstat64@plt>
   11c30:	mov	r4, #0
   11c34:	cmp	r0, #0
   11c38:	bne	121bc <__lxstat64@plt+0x1218>
   11c3c:	ldrb	r0, [sp, #17]
   11c40:	ubfx	r4, r0, #2, #1
   11c44:	mov	r0, r4
   11c48:	sub	sp, fp, #16
   11c4c:	pop	{r4, r5, r6, sl, fp, pc}
   11c50:	add	r2, r1, #1
   11c54:	str	r2, [r5, #8]
   11c58:	ldr	r3, [r5, #4]
   11c5c:	cmp	r2, r3
   11c60:	bge	1221c <__lxstat64@plt+0x1278>
   11c64:	add	r1, r1, #2
   11c68:	str	r1, [r5, #8]
   11c6c:	ldr	r1, [r0, r2, lsl #2]
   11c70:	mov	r2, sp
   11c74:	mov	r0, #3
   11c78:	bl	10f74 <__xstat64@plt>
   11c7c:	b	121b4 <__lxstat64@plt+0x1210>
   11c80:	add	r2, r1, #1
   11c84:	str	r2, [r5, #8]
   11c88:	ldr	r3, [r5, #4]
   11c8c:	cmp	r2, r3
   11c90:	bge	1221c <__lxstat64@plt+0x1278>
   11c94:	add	r1, r1, #2
   11c98:	str	r1, [r5, #8]
   11c9c:	ldr	r1, [r0, r2, lsl #2]
   11ca0:	mov	r2, sp
   11ca4:	mov	r0, #3
   11ca8:	bl	10f74 <__xstat64@plt>
   11cac:	mov	r4, #0
   11cb0:	cmp	r0, #0
   11cb4:	bne	121bc <__lxstat64@plt+0x1218>
   11cb8:	ldrb	r0, [sp, #17]
   11cbc:	ubfx	r4, r0, #1, #1
   11cc0:	mov	r0, r4
   11cc4:	sub	sp, fp, #16
   11cc8:	pop	{r4, r5, r6, sl, fp, pc}
   11ccc:	add	r2, r1, #1
   11cd0:	str	r2, [r5, #8]
   11cd4:	ldr	r3, [r5, #4]
   11cd8:	cmp	r2, r3
   11cdc:	bge	1221c <__lxstat64@plt+0x1278>
   11ce0:	add	r1, r1, #2
   11ce4:	str	r1, [r5, #8]
   11ce8:	ldr	r1, [r0, r2, lsl #2]
   11cec:	mov	r2, sp
   11cf0:	mov	r0, #3
   11cf4:	bl	10f74 <__xstat64@plt>
   11cf8:	mov	r4, #0
   11cfc:	cmp	r0, #0
   11d00:	bne	121bc <__lxstat64@plt+0x1218>
   11d04:	bl	10ecc <__errno_location@plt>
   11d08:	mov	r4, #0
   11d0c:	mov	r5, r0
   11d10:	str	r4, [r0]
   11d14:	bl	10df4 <geteuid@plt>
   11d18:	cmn	r0, #1
   11d1c:	beq	121c8 <__lxstat64@plt+0x1224>
   11d20:	ldr	r1, [sp, #24]
   11d24:	sub	r0, r0, r1
   11d28:	b	121b4 <__lxstat64@plt+0x1210>
   11d2c:	add	r2, r1, #1
   11d30:	str	r2, [r5, #8]
   11d34:	ldr	r3, [r5, #4]
   11d38:	cmp	r2, r3
   11d3c:	bge	1221c <__lxstat64@plt+0x1278>
   11d40:	add	r1, r1, #2
   11d44:	str	r1, [r5, #8]
   11d48:	ldr	r1, [r0, r2, lsl #2]
   11d4c:	mov	r2, sp
   11d50:	mov	r0, #3
   11d54:	bl	10f74 <__xstat64@plt>
   11d58:	mov	r4, #0
   11d5c:	cmp	r0, #0
   11d60:	bne	121bc <__lxstat64@plt+0x1218>
   11d64:	ldr	r0, [sp, #16]
   11d68:	and	r0, r0, #61440	; 0xf000
   11d6c:	sub	r0, r0, #49152	; 0xc000
   11d70:	b	121b4 <__lxstat64@plt+0x1210>
   11d74:	add	r2, r1, #1
   11d78:	str	r2, [r5, #8]
   11d7c:	ldr	r3, [r5, #4]
   11d80:	cmp	r2, r3
   11d84:	bge	1221c <__lxstat64@plt+0x1278>
   11d88:	add	r1, r1, #2
   11d8c:	str	r1, [r5, #8]
   11d90:	ldr	r1, [r0, r2, lsl #2]
   11d94:	mov	r2, sp
   11d98:	mov	r0, #3
   11d9c:	bl	10f74 <__xstat64@plt>
   11da0:	mov	r4, #0
   11da4:	cmp	r0, #0
   11da8:	bne	121bc <__lxstat64@plt+0x1218>
   11dac:	ldr	r0, [sp, #16]
   11db0:	and	r0, r0, #61440	; 0xf000
   11db4:	sub	r0, r0, #24576	; 0x6000
   11db8:	b	121b4 <__lxstat64@plt+0x1210>
   11dbc:	add	r2, r1, #1
   11dc0:	str	r2, [r5, #8]
   11dc4:	ldr	r3, [r5, #4]
   11dc8:	cmp	r2, r3
   11dcc:	bge	1221c <__lxstat64@plt+0x1278>
   11dd0:	add	r1, r1, #2
   11dd4:	str	r1, [r5, #8]
   11dd8:	ldr	r1, [r0, r2, lsl #2]
   11ddc:	mov	r2, sp
   11de0:	mov	r0, #3
   11de4:	bl	10f74 <__xstat64@plt>
   11de8:	mov	r4, #0
   11dec:	cmp	r0, #0
   11df0:	bne	121bc <__lxstat64@plt+0x1218>
   11df4:	ldr	r0, [sp, #16]
   11df8:	and	r0, r0, #61440	; 0xf000
   11dfc:	sub	r0, r0, #8192	; 0x2000
   11e00:	b	121b4 <__lxstat64@plt+0x1210>
   11e04:	add	r2, r1, #1
   11e08:	str	r2, [r5, #8]
   11e0c:	ldr	r3, [r5, #4]
   11e10:	cmp	r2, r3
   11e14:	bge	1221c <__lxstat64@plt+0x1278>
   11e18:	add	r1, r1, #2
   11e1c:	str	r1, [r5, #8]
   11e20:	ldr	r1, [r0, r2, lsl #2]
   11e24:	mov	r2, sp
   11e28:	mov	r0, #3
   11e2c:	bl	10f74 <__xstat64@plt>
   11e30:	mov	r4, #0
   11e34:	cmp	r0, #0
   11e38:	bne	121bc <__lxstat64@plt+0x1218>
   11e3c:	ldr	r0, [sp, #16]
   11e40:	and	r0, r0, #61440	; 0xf000
   11e44:	sub	r0, r0, #16384	; 0x4000
   11e48:	b	121b4 <__lxstat64@plt+0x1210>
   11e4c:	add	r2, r1, #1
   11e50:	str	r2, [r5, #8]
   11e54:	ldr	r3, [r5, #4]
   11e58:	cmp	r2, r3
   11e5c:	bge	1221c <__lxstat64@plt+0x1278>
   11e60:	add	r1, r1, #2
   11e64:	str	r1, [r5, #8]
   11e68:	ldr	r1, [r0, r2, lsl #2]
   11e6c:	mov	r2, sp
   11e70:	mov	r0, #3
   11e74:	bl	10f74 <__xstat64@plt>
   11e78:	mov	r4, #0
   11e7c:	cmp	r0, #0
   11e80:	bne	121bc <__lxstat64@plt+0x1218>
   11e84:	ldr	r0, [sp, #16]
   11e88:	and	r0, r0, #61440	; 0xf000
   11e8c:	sub	r0, r0, #32768	; 0x8000
   11e90:	b	121b4 <__lxstat64@plt+0x1210>
   11e94:	add	r2, r1, #1
   11e98:	str	r2, [r5, #8]
   11e9c:	ldr	r3, [r5, #4]
   11ea0:	cmp	r2, r3
   11ea4:	bge	1221c <__lxstat64@plt+0x1278>
   11ea8:	add	r1, r1, #2
   11eac:	str	r1, [r5, #8]
   11eb0:	ldr	r0, [r0, r2, lsl #2]
   11eb4:	ldrb	r4, [r0]
   11eb8:	cmp	r4, #0
   11ebc:	movwne	r4, #1
   11ec0:	mov	r0, r4
   11ec4:	sub	sp, fp, #16
   11ec8:	pop	{r4, r5, r6, sl, fp, pc}
   11ecc:	add	r2, r1, #1
   11ed0:	str	r2, [r5, #8]
   11ed4:	ldr	r3, [r5, #4]
   11ed8:	cmp	r2, r3
   11edc:	bge	1221c <__lxstat64@plt+0x1278>
   11ee0:	add	r1, r1, #2
   11ee4:	str	r1, [r5, #8]
   11ee8:	mov	r1, #4
   11eec:	b	121ac <__lxstat64@plt+0x1208>
   11ef0:	add	r2, r1, #1
   11ef4:	str	r2, [r5, #8]
   11ef8:	ldr	r3, [r5, #4]
   11efc:	cmp	r2, r3
   11f00:	bge	1221c <__lxstat64@plt+0x1278>
   11f04:	add	r1, r1, #2
   11f08:	str	r1, [r5, #8]
   11f0c:	ldr	r1, [r0, r2, lsl #2]
   11f10:	mov	r2, sp
   11f14:	mov	r0, #3
   11f18:	bl	10f74 <__xstat64@plt>
   11f1c:	mov	r4, #0
   11f20:	cmp	r0, #0
   11f24:	bne	121bc <__lxstat64@plt+0x1218>
   11f28:	bl	10ecc <__errno_location@plt>
   11f2c:	mov	r4, #0
   11f30:	mov	r5, r0
   11f34:	str	r4, [r0]
   11f38:	bl	10e0c <getegid@plt>
   11f3c:	cmn	r0, #1
   11f40:	beq	121d8 <__lxstat64@plt+0x1234>
   11f44:	ldr	r1, [sp, #28]
   11f48:	sub	r0, r0, r1
   11f4c:	b	121b4 <__lxstat64@plt+0x1210>
   11f50:	add	r2, r1, #1
   11f54:	str	r2, [r5, #8]
   11f58:	ldr	r3, [r5, #4]
   11f5c:	cmp	r2, r3
   11f60:	bge	1221c <__lxstat64@plt+0x1278>
   11f64:	add	r1, r1, #2
   11f68:	str	r1, [r5, #8]
   11f6c:	ldr	r1, [r0, r2, lsl #2]
   11f70:	mov	r2, sp
   11f74:	mov	r0, #3
   11f78:	bl	10f74 <__xstat64@plt>
   11f7c:	mov	r4, #0
   11f80:	cmp	r0, #0
   11f84:	bne	121bc <__lxstat64@plt+0x1218>
   11f88:	add	r0, r6, #72	; 0x48
   11f8c:	add	r1, r6, #80	; 0x50
   11f90:	mov	r4, #0
   11f94:	ldr	r2, [r1]
   11f98:	ldm	r0, {r0, r3}
   11f9c:	ldr	r1, [r1, #4]
   11fa0:	cmp	r2, r0
   11fa4:	mov	r0, #0
   11fa8:	movwgt	r0, #1
   11fac:	sublt	r0, r0, #1
   11fb0:	cmp	r1, r3
   11fb4:	mov	r1, #0
   11fb8:	movwgt	r1, #1
   11fbc:	sublt	r1, r1, #1
   11fc0:	add	r0, r1, r0, lsl #1
   11fc4:	cmp	r0, #0
   11fc8:	movwgt	r4, #1
   11fcc:	mov	r0, r4
   11fd0:	sub	sp, fp, #16
   11fd4:	pop	{r4, r5, r6, sl, fp, pc}
   11fd8:	add	r2, r1, #1
   11fdc:	str	r2, [r5, #8]
   11fe0:	ldr	r3, [r5, #4]
   11fe4:	cmp	r2, r3
   11fe8:	bge	1221c <__lxstat64@plt+0x1278>
   11fec:	add	r1, r1, #2
   11ff0:	str	r1, [r5, #8]
   11ff4:	ldr	r0, [r0, r2, lsl #2]
   11ff8:	bl	12268 <__lxstat64@plt+0x12c4>
   11ffc:	mov	r6, r0
   12000:	bl	10ecc <__errno_location@plt>
   12004:	mov	r4, #0
   12008:	mov	r5, r0
   1200c:	mov	r1, #0
   12010:	mov	r2, #10
   12014:	str	r4, [r0]
   12018:	mov	r0, r6
   1201c:	bl	10d88 <strtol@plt>
   12020:	cmp	r0, #0
   12024:	bmi	121bc <__lxstat64@plt+0x1218>
   12028:	ldr	r1, [r5]
   1202c:	cmp	r1, #34	; 0x22
   12030:	beq	121bc <__lxstat64@plt+0x1218>
   12034:	bl	10f80 <isatty@plt>
   12038:	cmp	r0, #0
   1203c:	mov	r4, r0
   12040:	movwne	r4, #1
   12044:	mov	r0, r4
   12048:	sub	sp, fp, #16
   1204c:	pop	{r4, r5, r6, sl, fp, pc}
   12050:	add	r2, r1, #1
   12054:	str	r2, [r5, #8]
   12058:	ldr	r3, [r5, #4]
   1205c:	cmp	r2, r3
   12060:	bge	1221c <__lxstat64@plt+0x1278>
   12064:	add	r1, r1, #2
   12068:	str	r1, [r5, #8]
   1206c:	ldr	r1, [r0, r2, lsl #2]
   12070:	mov	r2, sp
   12074:	mov	r0, #3
   12078:	bl	10f74 <__xstat64@plt>
   1207c:	mov	r4, #0
   12080:	cmp	r0, #0
   12084:	bne	121bc <__lxstat64@plt+0x1218>
   12088:	ldrb	r0, [sp, #17]
   1208c:	ubfx	r4, r0, #3, #1
   12090:	mov	r0, r4
   12094:	sub	sp, fp, #16
   12098:	pop	{r4, r5, r6, sl, fp, pc}
   1209c:	add	r2, r1, #1
   120a0:	str	r2, [r5, #8]
   120a4:	ldr	r3, [r5, #4]
   120a8:	cmp	r2, r3
   120ac:	bge	1221c <__lxstat64@plt+0x1278>
   120b0:	add	r1, r1, #2
   120b4:	str	r1, [r5, #8]
   120b8:	mov	r1, #1
   120bc:	b	121ac <__lxstat64@plt+0x1208>
   120c0:	add	r2, r1, #1
   120c4:	str	r2, [r5, #8]
   120c8:	ldr	r3, [r5, #4]
   120cc:	cmp	r2, r3
   120d0:	bge	1221c <__lxstat64@plt+0x1278>
   120d4:	add	r1, r1, #2
   120d8:	str	r1, [r5, #8]
   120dc:	ldr	r0, [r0, r2, lsl #2]
   120e0:	ldrb	r0, [r0]
   120e4:	b	121b4 <__lxstat64@plt+0x1210>
   120e8:	add	r2, r1, #1
   120ec:	str	r2, [r5, #8]
   120f0:	ldr	r3, [r5, #4]
   120f4:	cmp	r2, r3
   120f8:	bge	1221c <__lxstat64@plt+0x1278>
   120fc:	add	r1, r1, #2
   12100:	str	r1, [r5, #8]
   12104:	ldr	r1, [r0, r2, lsl #2]
   12108:	mov	r2, sp
   1210c:	mov	r0, #3
   12110:	bl	10f74 <__xstat64@plt>
   12114:	mov	r4, #0
   12118:	cmp	r0, #0
   1211c:	bne	121bc <__lxstat64@plt+0x1218>
   12120:	ldr	r0, [sp, #16]
   12124:	and	r0, r0, #61440	; 0xf000
   12128:	sub	r0, r0, #4096	; 0x1000
   1212c:	b	121b4 <__lxstat64@plt+0x1210>
   12130:	add	r2, r1, #1
   12134:	str	r2, [r5, #8]
   12138:	ldr	r3, [r5, #4]
   1213c:	cmp	r2, r3
   12140:	bge	1221c <__lxstat64@plt+0x1278>
   12144:	add	r1, r1, #2
   12148:	str	r1, [r5, #8]
   1214c:	ldr	r1, [r0, r2, lsl #2]
   12150:	mov	r2, sp
   12154:	mov	r0, #3
   12158:	bl	10f74 <__xstat64@plt>
   1215c:	mov	r4, #0
   12160:	cmp	r0, #0
   12164:	bne	121bc <__lxstat64@plt+0x1218>
   12168:	add	r0, r6, #48	; 0x30
   1216c:	mov	r4, #0
   12170:	ldrd	r0, [r0]
   12174:	rsbs	r0, r0, #0
   12178:	rscs	r0, r1, #0
   1217c:	movwlt	r4, #1
   12180:	mov	r0, r4
   12184:	sub	sp, fp, #16
   12188:	pop	{r4, r5, r6, sl, fp, pc}
   1218c:	add	r2, r1, #1
   12190:	str	r2, [r5, #8]
   12194:	ldr	r3, [r5, #4]
   12198:	cmp	r2, r3
   1219c:	bge	1221c <__lxstat64@plt+0x1278>
   121a0:	add	r1, r1, #2
   121a4:	str	r1, [r5, #8]
   121a8:	mov	r1, #2
   121ac:	ldr	r0, [r0, r2, lsl #2]
   121b0:	bl	10f5c <euidaccess@plt>
   121b4:	clz	r0, r0
   121b8:	lsr	r4, r0, #5
   121bc:	mov	r0, r4
   121c0:	sub	sp, fp, #16
   121c4:	pop	{r4, r5, r6, sl, fp, pc}
   121c8:	ldr	r1, [r5]
   121cc:	cmp	r1, #0
   121d0:	bne	121bc <__lxstat64@plt+0x1218>
   121d4:	b	11d20 <__lxstat64@plt+0xd7c>
   121d8:	ldr	r1, [r5]
   121dc:	cmp	r1, #0
   121e0:	bne	121bc <__lxstat64@plt+0x1218>
   121e4:	b	11f44 <__lxstat64@plt+0xfa0>
   121e8:	movw	r1, #28137	; 0x6de9
   121ec:	mov	r0, #0
   121f0:	mov	r2, #5
   121f4:	movt	r1, #1
   121f8:	bl	10dd0 <dcgettext@plt>
   121fc:	mov	r4, r0
   12200:	ldr	r0, [r5]
   12204:	ldr	r1, [r5, #8]
   12208:	ldr	r0, [r0, r1, lsl #2]
   1220c:	bl	14da8 <__lxstat64@plt+0x3e04>
   12210:	mov	r1, r0
   12214:	mov	r0, r4
   12218:	bl	11810 <__lxstat64@plt+0x86c>
   1221c:	bl	12220 <__lxstat64@plt+0x127c>
   12220:	push	{fp, lr}
   12224:	mov	fp, sp
   12228:	movw	r1, #28184	; 0x6e18
   1222c:	mov	r0, #0
   12230:	mov	r2, #5
   12234:	movt	r1, #1
   12238:	bl	10dd0 <dcgettext@plt>
   1223c:	mov	r4, r0
   12240:	movw	r0, #33084	; 0x813c
   12244:	movt	r0, #2
   12248:	ldr	r1, [r0]
   1224c:	ldr	r0, [r0, #4]
   12250:	add	r0, r1, r0, lsl #2
   12254:	ldr	r0, [r0, #-4]
   12258:	bl	14da8 <__lxstat64@plt+0x3e04>
   1225c:	mov	r1, r0
   12260:	mov	r0, r4
   12264:	bl	11810 <__lxstat64@plt+0x86c>
   12268:	push	{r4, r5, r6, sl, fp, lr}
   1226c:	add	fp, sp, #16
   12270:	mov	r6, r0
   12274:	sub	r5, r0, #1
   12278:	bl	10e9c <__ctype_b_loc@plt>
   1227c:	ldr	r1, [r0]
   12280:	ldrb	r2, [r5, #1]!
   12284:	ldrb	r0, [r1, r2, lsl #1]
   12288:	tst	r0, #1
   1228c:	bne	12280 <__lxstat64@plt+0x12dc>
   12290:	add	r3, r5, #1
   12294:	cmp	r2, #43	; 0x2b
   12298:	mov	r0, r5
   1229c:	moveq	r0, r3
   122a0:	cmp	r2, #45	; 0x2d
   122a4:	moveq	r5, r3
   122a8:	cmp	r2, #43	; 0x2b
   122ac:	moveq	r5, r3
   122b0:	ldrb	r2, [r5]
   122b4:	sub	r2, r2, #48	; 0x30
   122b8:	cmp	r2, #9
   122bc:	bhi	122fc <__lxstat64@plt+0x1358>
   122c0:	ldrb	r2, [r5, #1]!
   122c4:	sub	r3, r2, #48	; 0x30
   122c8:	cmp	r3, #10
   122cc:	bcc	122c0 <__lxstat64@plt+0x131c>
   122d0:	ldrb	r3, [r1, r2, lsl #1]
   122d4:	tst	r3, #1
   122d8:	beq	122f4 <__lxstat64@plt+0x1350>
   122dc:	mov	r3, #1
   122e0:	ldrb	r2, [r5, r3]
   122e4:	add	r3, r3, #1
   122e8:	ldrb	r4, [r1, r2, lsl #1]
   122ec:	tst	r4, #1
   122f0:	bne	122e0 <__lxstat64@plt+0x133c>
   122f4:	cmp	r2, #0
   122f8:	popeq	{r4, r5, r6, sl, fp, pc}
   122fc:	movw	r1, #28165	; 0x6e05
   12300:	mov	r0, #0
   12304:	mov	r2, #5
   12308:	movt	r1, #1
   1230c:	bl	10dd0 <dcgettext@plt>
   12310:	mov	r5, r0
   12314:	mov	r0, r6
   12318:	bl	14da8 <__lxstat64@plt+0x3e04>
   1231c:	mov	r1, r0
   12320:	mov	r0, r5
   12324:	bl	11810 <__lxstat64@plt+0x86c>
   12328:	push	{r4, r5, fp, lr}
   1232c:	add	fp, sp, #8
   12330:	movw	r1, #28246	; 0x6e56
   12334:	mov	r5, r0
   12338:	movt	r1, #1
   1233c:	bl	10d7c <strcmp@plt>
   12340:	mov	r4, #1
   12344:	cmp	r0, #0
   12348:	beq	12454 <__lxstat64@plt+0x14b0>
   1234c:	movw	r1, #28245	; 0x6e55
   12350:	mov	r0, r5
   12354:	movt	r1, #1
   12358:	bl	10d7c <strcmp@plt>
   1235c:	cmp	r0, #0
   12360:	beq	12454 <__lxstat64@plt+0x14b0>
   12364:	movw	r1, #28248	; 0x6e58
   12368:	mov	r0, r5
   1236c:	movt	r1, #1
   12370:	bl	10d7c <strcmp@plt>
   12374:	cmp	r0, #0
   12378:	beq	12454 <__lxstat64@plt+0x14b0>
   1237c:	movw	r1, #28251	; 0x6e5b
   12380:	mov	r0, r5
   12384:	movt	r1, #1
   12388:	bl	10d7c <strcmp@plt>
   1238c:	cmp	r0, #0
   12390:	beq	12454 <__lxstat64@plt+0x14b0>
   12394:	movw	r1, #28255	; 0x6e5f
   12398:	mov	r0, r5
   1239c:	movt	r1, #1
   123a0:	bl	10d7c <strcmp@plt>
   123a4:	cmp	r0, #0
   123a8:	beq	12454 <__lxstat64@plt+0x14b0>
   123ac:	movw	r1, #28259	; 0x6e63
   123b0:	mov	r0, r5
   123b4:	movt	r1, #1
   123b8:	bl	10d7c <strcmp@plt>
   123bc:	cmp	r0, #0
   123c0:	beq	12454 <__lxstat64@plt+0x14b0>
   123c4:	movw	r1, #28263	; 0x6e67
   123c8:	mov	r0, r5
   123cc:	movt	r1, #1
   123d0:	bl	10d7c <strcmp@plt>
   123d4:	cmp	r0, #0
   123d8:	beq	12454 <__lxstat64@plt+0x14b0>
   123dc:	movw	r1, #28267	; 0x6e6b
   123e0:	mov	r0, r5
   123e4:	movt	r1, #1
   123e8:	bl	10d7c <strcmp@plt>
   123ec:	cmp	r0, #0
   123f0:	beq	12454 <__lxstat64@plt+0x14b0>
   123f4:	movw	r1, #28271	; 0x6e6f
   123f8:	mov	r0, r5
   123fc:	movt	r1, #1
   12400:	bl	10d7c <strcmp@plt>
   12404:	cmp	r0, #0
   12408:	beq	12454 <__lxstat64@plt+0x14b0>
   1240c:	movw	r1, #28275	; 0x6e73
   12410:	mov	r0, r5
   12414:	movt	r1, #1
   12418:	bl	10d7c <strcmp@plt>
   1241c:	cmp	r0, #0
   12420:	beq	12454 <__lxstat64@plt+0x14b0>
   12424:	movw	r1, #28279	; 0x6e77
   12428:	mov	r0, r5
   1242c:	movt	r1, #1
   12430:	bl	10d7c <strcmp@plt>
   12434:	cmp	r0, #0
   12438:	beq	12454 <__lxstat64@plt+0x14b0>
   1243c:	movw	r1, #28283	; 0x6e7b
   12440:	mov	r0, r5
   12444:	movt	r1, #1
   12448:	bl	10d7c <strcmp@plt>
   1244c:	clz	r0, r0
   12450:	lsr	r4, r0, #5
   12454:	mov	r0, r4
   12458:	pop	{r4, r5, fp, pc}
   1245c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12460:	add	fp, sp, #28
   12464:	sub	sp, sp, #212	; 0xd4
   12468:	movw	r8, #33084	; 0x813c
   1246c:	cmp	r0, #0
   12470:	mov	sl, r0
   12474:	mov	r9, #0
   12478:	movt	r8, #2
   1247c:	ldr	r7, [r8, #8]
   12480:	addne	r7, r7, #1
   12484:	strne	r7, [r8, #8]
   12488:	add	r4, r7, #1
   1248c:	ldr	r0, [r8, #4]
   12490:	ldr	r6, [r8]
   12494:	sub	r0, r0, #2
   12498:	cmp	r4, r0
   1249c:	bge	12558 <__lxstat64@plt+0x15b4>
   124a0:	add	r0, r6, r7, lsl #2
   124a4:	movw	r1, #28330	; 0x6eaa
   124a8:	movt	r1, #1
   124ac:	ldr	r0, [r0, #8]
   124b0:	bl	10d7c <strcmp@plt>
   124b4:	cmp	r0, #0
   124b8:	mov	r5, r7
   124bc:	moveq	r9, #1
   124c0:	moveq	r5, r4
   124c4:	streq	r4, [r8, #8]
   124c8:	ldr	r0, [r6, r4, lsl #2]
   124cc:	ldrb	r1, [r0]
   124d0:	cmp	r1, #61	; 0x3d
   124d4:	beq	1256c <__lxstat64@plt+0x15c8>
   124d8:	cmp	r1, #45	; 0x2d
   124dc:	bne	1258c <__lxstat64@plt+0x15e8>
   124e0:	ldrb	r1, [r0, #1]
   124e4:	sub	r2, r1, #101	; 0x65
   124e8:	cmp	r2, #10
   124ec:	bhi	12754 <__lxstat64@plt+0x17b0>
   124f0:	add	r3, pc, #0
   124f4:	ldr	pc, [r3, r2, lsl #2]
   124f8:	andeq	r2, r1, ip, lsl #12
   124fc:	andeq	r2, r1, r4, asr r7
   12500:	andeq	r2, r1, r4, lsr #10
   12504:	andeq	r2, r1, r4, asr r7
   12508:	andeq	r2, r1, r4, asr r7
   1250c:	andeq	r2, r1, r4, asr r7
   12510:	andeq	r2, r1, r4, asr r7
   12514:	andeq	r2, r1, r4, lsr #10
   12518:	andeq	r2, r1, r4, asr r7
   1251c:	andeq	r2, r1, r4, lsr r7
   12520:			; <UNDEFINED> instruction: 0x000126b8
   12524:	ldrb	r2, [r0, #2]
   12528:	cmp	r2, #101	; 0x65
   1252c:	cmpne	r2, #116	; 0x74
   12530:	bne	12540 <__lxstat64@plt+0x159c>
   12534:	ldrb	r3, [r0, #3]
   12538:	cmp	r3, #0
   1253c:	beq	12784 <__lxstat64@plt+0x17e0>
   12540:	cmp	r1, #101	; 0x65
   12544:	beq	125f4 <__lxstat64@plt+0x1650>
   12548:	cmp	r1, #110	; 0x6e
   1254c:	mov	r3, r2
   12550:	beq	12744 <__lxstat64@plt+0x17a0>
   12554:	b	12754 <__lxstat64@plt+0x17b0>
   12558:	mov	r5, r7
   1255c:	ldr	r0, [r6, r4, lsl #2]
   12560:	ldrb	r1, [r0]
   12564:	cmp	r1, #61	; 0x3d
   12568:	bne	124d8 <__lxstat64@plt+0x1534>
   1256c:	ldrb	r1, [r0, #1]
   12570:	cmp	r1, #0
   12574:	beq	125cc <__lxstat64@plt+0x1628>
   12578:	cmp	r1, #61	; 0x3d
   1257c:	bne	1258c <__lxstat64@plt+0x15e8>
   12580:	ldrb	r1, [r0, #2]
   12584:	cmp	r1, #0
   12588:	beq	125cc <__lxstat64@plt+0x1628>
   1258c:	movw	r1, #28245	; 0x6e55
   12590:	movt	r1, #1
   12594:	bl	10d7c <strcmp@plt>
   12598:	cmp	r0, #0
   1259c:	bne	12984 <__lxstat64@plt+0x19e0>
   125a0:	ldr	r0, [r6, r5, lsl #2]!
   125a4:	ldr	r1, [r6, #8]
   125a8:	bl	10d7c <strcmp@plt>
   125ac:	mov	r4, r0
   125b0:	add	r0, r5, #3
   125b4:	cmp	r4, #0
   125b8:	str	r0, [r8, #8]
   125bc:	movwne	r4, #1
   125c0:	mov	r0, r4
   125c4:	sub	sp, fp, #28
   125c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125cc:	ldr	r0, [r6, r5, lsl #2]!
   125d0:	ldr	r1, [r6, #8]
   125d4:	bl	10d7c <strcmp@plt>
   125d8:	add	r1, r5, #3
   125dc:	str	r1, [r8, #8]
   125e0:	clz	r0, r0
   125e4:	lsr	r4, r0, #5
   125e8:	mov	r0, r4
   125ec:	sub	sp, fp, #28
   125f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125f4:	mov	r3, r2
   125f8:	cmp	r3, #102	; 0x66
   125fc:	ldrbeq	r0, [r0, #3]
   12600:	cmpeq	r0, #0
   12604:	bne	12754 <__lxstat64@plt+0x17b0>
   12608:	b	1262c <__lxstat64@plt+0x1688>
   1260c:	ldrb	r3, [r0, #2]
   12610:	mov	r2, #113	; 0x71
   12614:	cmp	r3, #113	; 0x71
   12618:	beq	12534 <__lxstat64@plt+0x1590>
   1261c:	cmp	r3, #102	; 0x66
   12620:	ldrbeq	r0, [r0, #3]
   12624:	cmpeq	r0, #0
   12628:	bne	12754 <__lxstat64@plt+0x17b0>
   1262c:	add	r0, r5, #3
   12630:	str	r0, [r8, #8]
   12634:	orr	r0, r9, sl
   12638:	cmp	r0, #1
   1263c:	beq	12988 <__lxstat64@plt+0x19e4>
   12640:	ldr	r1, [r6, r7, lsl #2]
   12644:	add	r2, sp, #104	; 0x68
   12648:	mov	r0, #3
   1264c:	bl	10f74 <__xstat64@plt>
   12650:	mov	r4, #0
   12654:	cmp	r0, #0
   12658:	bne	125e8 <__lxstat64@plt+0x1644>
   1265c:	ldr	r0, [r8]
   12660:	mov	r2, sp
   12664:	add	r0, r0, r7, lsl #2
   12668:	ldr	r1, [r0, #8]
   1266c:	mov	r0, #3
   12670:	bl	10f74 <__xstat64@plt>
   12674:	cmp	r0, #0
   12678:	bne	125e8 <__lxstat64@plt+0x1644>
   1267c:	ldr	r2, [sp, #104]	; 0x68
   12680:	ldr	r3, [sp, #108]	; 0x6c
   12684:	ldm	sp, {r0, r1}
   12688:	eor	r1, r3, r1
   1268c:	eor	r0, r2, r0
   12690:	orrs	r0, r0, r1
   12694:	bne	125e8 <__lxstat64@plt+0x1644>
   12698:	ldr	r0, [sp, #96]	; 0x60
   1269c:	ldr	r2, [sp, #200]	; 0xc8
   126a0:	ldr	r1, [sp, #100]	; 0x64
   126a4:	ldr	r3, [sp, #204]	; 0xcc
   126a8:	eor	r1, r3, r1
   126ac:	eor	r0, r2, r0
   126b0:	orr	r0, r0, r1
   126b4:	b	125e0 <__lxstat64@plt+0x163c>
   126b8:	ldrb	r1, [r0, #2]
   126bc:	cmp	r1, #116	; 0x74
   126c0:	ldrbeq	r0, [r0, #3]
   126c4:	cmpeq	r0, #0
   126c8:	bne	12754 <__lxstat64@plt+0x17b0>
   126cc:	add	r0, r5, #3
   126d0:	str	r0, [r8, #8]
   126d4:	orr	r0, r9, sl
   126d8:	cmp	r0, #1
   126dc:	beq	129b8 <__lxstat64@plt+0x1a14>
   126e0:	ldr	r1, [r6, r7, lsl #2]
   126e4:	add	r2, sp, #104	; 0x68
   126e8:	mov	r0, #3
   126ec:	bl	10f74 <__xstat64@plt>
   126f0:	mov	r5, r0
   126f4:	cmp	r0, #0
   126f8:	bne	12704 <__lxstat64@plt+0x1760>
   126fc:	ldr	r6, [sp, #184]	; 0xb8
   12700:	ldr	r9, [sp, #188]	; 0xbc
   12704:	ldr	r0, [r8]
   12708:	add	r2, sp, #104	; 0x68
   1270c:	add	r0, r0, r7, lsl #2
   12710:	ldr	r1, [r0, #8]
   12714:	mov	r0, #3
   12718:	bl	10f74 <__xstat64@plt>
   1271c:	cmp	r0, #0
   12720:	beq	1293c <__lxstat64@plt+0x1998>
   12724:	mov	r4, #0
   12728:	mov	r0, r4
   1272c:	sub	sp, fp, #28
   12730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12734:	ldrb	r3, [r0, #2]
   12738:	mov	r2, #101	; 0x65
   1273c:	cmp	r3, #101	; 0x65
   12740:	beq	12534 <__lxstat64@plt+0x1590>
   12744:	cmp	r3, #116	; 0x74
   12748:	ldrbeq	r0, [r0, #3]
   1274c:	cmpeq	r0, #0
   12750:	beq	127a4 <__lxstat64@plt+0x1800>
   12754:	movw	r1, #28356	; 0x6ec4
   12758:	mov	r0, #0
   1275c:	mov	r2, #5
   12760:	movt	r1, #1
   12764:	bl	10dd0 <dcgettext@plt>
   12768:	mov	r5, r0
   1276c:	ldr	r0, [r8]
   12770:	ldr	r0, [r0, r4, lsl #2]
   12774:	bl	14da8 <__lxstat64@plt+0x3e04>
   12778:	mov	r1, r0
   1277c:	mov	r0, r5
   12780:	bl	11810 <__lxstat64@plt+0x86c>
   12784:	ldr	r0, [r6, r7, lsl #2]
   12788:	cmp	sl, #0
   1278c:	beq	12810 <__lxstat64@plt+0x186c>
   12790:	bl	10ec0 <strlen@plt>
   12794:	add	r2, sp, #104	; 0x68
   12798:	mov	r1, #0
   1279c:	bl	12d88 <__lxstat64@plt+0x1de4>
   127a0:	b	12814 <__lxstat64@plt+0x1870>
   127a4:	add	r0, r5, #3
   127a8:	str	r0, [r8, #8]
   127ac:	orr	r0, r9, sl
   127b0:	cmp	r0, #1
   127b4:	beq	129a0 <__lxstat64@plt+0x19fc>
   127b8:	ldr	r1, [r6, r7, lsl #2]
   127bc:	add	r2, sp, #104	; 0x68
   127c0:	mov	r0, #3
   127c4:	bl	10f74 <__xstat64@plt>
   127c8:	mov	r5, r0
   127cc:	cmp	r0, #0
   127d0:	bne	127dc <__lxstat64@plt+0x1838>
   127d4:	ldr	r6, [sp, #184]	; 0xb8
   127d8:	ldr	r9, [sp, #188]	; 0xbc
   127dc:	ldr	r0, [r8]
   127e0:	add	r2, sp, #104	; 0x68
   127e4:	add	r0, r0, r7, lsl #2
   127e8:	ldr	r1, [r0, #8]
   127ec:	mov	r0, #3
   127f0:	bl	10f74 <__xstat64@plt>
   127f4:	cmp	r0, #0
   127f8:	beq	128ec <__lxstat64@plt+0x1948>
   127fc:	clz	r0, r5
   12800:	lsr	r4, r0, #5
   12804:	mov	r0, r4
   12808:	sub	sp, fp, #28
   1280c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12810:	bl	12268 <__lxstat64@plt+0x12c4>
   12814:	mov	r5, r0
   12818:	ldr	r0, [r8]
   1281c:	cmp	r9, #0
   12820:	add	r0, r0, r7, lsl #2
   12824:	beq	12840 <__lxstat64@plt+0x189c>
   12828:	ldr	r0, [r0, #12]
   1282c:	bl	10ec0 <strlen@plt>
   12830:	mov	r2, sp
   12834:	mov	r1, #0
   12838:	bl	12d88 <__lxstat64@plt+0x1de4>
   1283c:	b	12848 <__lxstat64@plt+0x18a4>
   12840:	ldr	r0, [r0, #8]
   12844:	bl	12268 <__lxstat64@plt+0x12c4>
   12848:	mov	r1, r0
   1284c:	mov	r0, r5
   12850:	bl	14dc0 <__lxstat64@plt+0x3e1c>
   12854:	ldr	r1, [r8]
   12858:	ldr	r2, [r8, #8]
   1285c:	ldr	r3, [r1, r4, lsl #2]
   12860:	add	r2, r2, #3
   12864:	ldrb	r1, [r3, #2]
   12868:	str	r2, [r8, #8]
   1286c:	ldrb	r2, [r3, #1]
   12870:	cmp	r2, #103	; 0x67
   12874:	beq	128a4 <__lxstat64@plt+0x1900>
   12878:	cmp	r2, #108	; 0x6c
   1287c:	bne	128c8 <__lxstat64@plt+0x1924>
   12880:	sub	r1, r1, #101	; 0x65
   12884:	mov	r4, #0
   12888:	clz	r1, r1
   1288c:	lsr	r1, r1, #5
   12890:	cmp	r0, r1
   12894:	movwlt	r4, #1
   12898:	mov	r0, r4
   1289c:	sub	sp, fp, #28
   128a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128a4:	cmp	r1, #101	; 0x65
   128a8:	mov	r1, #0
   128ac:	mov	r4, #0
   128b0:	mvneq	r1, #0
   128b4:	cmp	r0, r1
   128b8:	movwgt	r4, #1
   128bc:	mov	r0, r4
   128c0:	sub	sp, fp, #28
   128c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128c8:	sub	r1, r1, #101	; 0x65
   128cc:	clz	r0, r0
   128d0:	clz	r1, r1
   128d4:	lsr	r0, r0, #5
   128d8:	lsr	r1, r1, #5
   128dc:	eor	r4, r0, r1
   128e0:	mov	r0, r4
   128e4:	sub	sp, fp, #28
   128e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128ec:	mov	r4, #0
   128f0:	cmp	r5, #0
   128f4:	bne	125e8 <__lxstat64@plt+0x1644>
   128f8:	ldr	r0, [sp, #184]	; 0xb8
   128fc:	ldr	r1, [sp, #188]	; 0xbc
   12900:	mov	r4, #0
   12904:	cmp	r6, r0
   12908:	mov	r0, #0
   1290c:	movwgt	r0, #1
   12910:	sublt	r0, r0, #1
   12914:	cmp	r9, r1
   12918:	mov	r1, #0
   1291c:	movwgt	r1, #1
   12920:	sublt	r1, r1, #1
   12924:	add	r0, r1, r0, lsl #1
   12928:	cmp	r0, #0
   1292c:	movwgt	r4, #1
   12930:	mov	r0, r4
   12934:	sub	sp, fp, #28
   12938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1293c:	mov	r4, #1
   12940:	cmp	r5, #0
   12944:	bne	125e8 <__lxstat64@plt+0x1644>
   12948:	ldr	r0, [sp, #184]	; 0xb8
   1294c:	ldr	r1, [sp, #188]	; 0xbc
   12950:	mov	r2, #0
   12954:	cmp	r6, r0
   12958:	mov	r0, #0
   1295c:	movwgt	r0, #1
   12960:	sublt	r0, r0, #1
   12964:	cmp	r9, r1
   12968:	movwgt	r2, #1
   1296c:	sublt	r2, r2, #1
   12970:	add	r0, r2, r0, lsl #1
   12974:	lsr	r4, r0, #31
   12978:	mov	r0, r4
   1297c:	sub	sp, fp, #28
   12980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12984:	bl	10f98 <abort@plt>
   12988:	movw	r1, #28310	; 0x6e96
   1298c:	movt	r1, #1
   12990:	mov	r0, #0
   12994:	mov	r2, #5
   12998:	bl	10dd0 <dcgettext@plt>
   1299c:	bl	11810 <__lxstat64@plt+0x86c>
   129a0:	movw	r1, #28287	; 0x6e7f
   129a4:	movt	r1, #1
   129a8:	mov	r0, #0
   129ac:	mov	r2, #5
   129b0:	bl	10dd0 <dcgettext@plt>
   129b4:	bl	11810 <__lxstat64@plt+0x86c>
   129b8:	movw	r1, #28333	; 0x6ead
   129bc:	movt	r1, #1
   129c0:	mov	r0, #0
   129c4:	mov	r2, #5
   129c8:	bl	10dd0 <dcgettext@plt>
   129cc:	bl	11810 <__lxstat64@plt+0x86c>
   129d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129d4:	add	fp, sp, #28
   129d8:	sub	sp, sp, #12
   129dc:	movw	sl, #33084	; 0x813c
   129e0:	movt	sl, #2
   129e4:	ldr	r8, [sl, #4]
   129e8:	ldr	r7, [sl, #8]
   129ec:	cmp	r8, r7
   129f0:	ble	12c48 <__lxstat64@plt+0x1ca4>
   129f4:	ldr	r9, [sl]
   129f8:	mov	r6, #0
   129fc:	ldr	r4, [r9, r7, lsl #2]
   12a00:	ldrb	r5, [r4]
   12a04:	cmp	r5, #33	; 0x21
   12a08:	bne	12ad8 <__lxstat64@plt+0x1b34>
   12a0c:	add	r1, r9, #4
   12a10:	mov	r6, #0
   12a14:	ldrb	r0, [r4, #1]
   12a18:	cmp	r0, #0
   12a1c:	bne	12ae8 <__lxstat64@plt+0x1b44>
   12a20:	add	r2, r7, #1
   12a24:	cmp	r2, r8
   12a28:	str	r2, [sl, #8]
   12a2c:	bge	12c48 <__lxstat64@plt+0x1ca4>
   12a30:	ldr	r4, [r1, r7, lsl #2]
   12a34:	eor	r6, r6, #1
   12a38:	mov	r7, r2
   12a3c:	ldrb	r5, [r4]
   12a40:	cmp	r5, #33	; 0x21
   12a44:	beq	12a14 <__lxstat64@plt+0x1a70>
   12a48:	cmp	r5, #40	; 0x28
   12a4c:	bne	12ae4 <__lxstat64@plt+0x1b40>
   12a50:	ldrb	r1, [r4, #1]
   12a54:	cmp	r1, #0
   12a58:	bne	12ae4 <__lxstat64@plt+0x1b40>
   12a5c:	add	r3, r2, #1
   12a60:	cmp	r8, r3
   12a64:	str	r3, [sl, #8]
   12a68:	ble	12c48 <__lxstat64@plt+0x1ca4>
   12a6c:	add	r1, r2, #2
   12a70:	mov	r0, #1
   12a74:	cmp	r1, r8
   12a78:	bge	12bc4 <__lxstat64@plt+0x1c20>
   12a7c:	mvn	r1, r2
   12a80:	mov	r7, #0
   12a84:	str	r3, [sp, #8]
   12a88:	add	r0, r8, r1
   12a8c:	sub	r1, r8, r2
   12a90:	str	r0, [sp, #4]
   12a94:	add	r0, r9, r2, lsl #2
   12a98:	movw	r9, #28135	; 0x6de7
   12a9c:	sub	r5, r1, #2
   12aa0:	movt	r9, #1
   12aa4:	add	r4, r0, #8
   12aa8:	ldr	r0, [r4, r7, lsl #2]
   12aac:	mov	r1, r9
   12ab0:	bl	10d7c <strcmp@plt>
   12ab4:	cmp	r0, #0
   12ab8:	beq	12bb4 <__lxstat64@plt+0x1c10>
   12abc:	cmp	r7, #3
   12ac0:	beq	12bbc <__lxstat64@plt+0x1c18>
   12ac4:	add	r7, r7, #1
   12ac8:	cmp	r5, r7
   12acc:	bne	12aa8 <__lxstat64@plt+0x1b04>
   12ad0:	ldr	r0, [sp, #4]
   12ad4:	b	12bc4 <__lxstat64@plt+0x1c20>
   12ad8:	mov	r2, r7
   12adc:	cmp	r5, #40	; 0x28
   12ae0:	beq	12a50 <__lxstat64@plt+0x1aac>
   12ae4:	mov	r7, r2
   12ae8:	sub	r0, r8, r7
   12aec:	cmp	r0, #4
   12af0:	blt	12b28 <__lxstat64@plt+0x1b84>
   12af4:	movw	r1, #28330	; 0x6eaa
   12af8:	mov	r0, r4
   12afc:	movt	r1, #1
   12b00:	bl	10d7c <strcmp@plt>
   12b04:	cmp	r0, #0
   12b08:	bne	12b30 <__lxstat64@plt+0x1b8c>
   12b0c:	add	r0, r9, r7, lsl #2
   12b10:	ldr	r0, [r0, #8]
   12b14:	bl	12328 <__lxstat64@plt+0x1384>
   12b18:	cmp	r0, #0
   12b1c:	beq	12b30 <__lxstat64@plt+0x1b8c>
   12b20:	mov	r0, #1
   12b24:	b	12b48 <__lxstat64@plt+0x1ba4>
   12b28:	cmp	r0, #3
   12b2c:	bne	12b5c <__lxstat64@plt+0x1bb8>
   12b30:	add	r0, r9, r7, lsl #2
   12b34:	ldr	r0, [r0, #4]
   12b38:	bl	12328 <__lxstat64@plt+0x1384>
   12b3c:	cmp	r0, #0
   12b40:	beq	12b5c <__lxstat64@plt+0x1bb8>
   12b44:	mov	r0, #0
   12b48:	bl	1245c <__lxstat64@plt+0x14b8>
   12b4c:	eor	r0, r6, r0
   12b50:	and	r0, r0, #1
   12b54:	sub	sp, fp, #28
   12b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b5c:	uxtb	r0, r5
   12b60:	cmp	r0, #45	; 0x2d
   12b64:	bne	12b80 <__lxstat64@plt+0x1bdc>
   12b68:	ldrb	r1, [r4, #1]
   12b6c:	cmp	r1, #0
   12b70:	beq	12b80 <__lxstat64@plt+0x1bdc>
   12b74:	ldrb	r1, [r4, #2]
   12b78:	cmp	r1, #0
   12b7c:	beq	12ba0 <__lxstat64@plt+0x1bfc>
   12b80:	cmp	r0, #0
   12b84:	add	r1, r7, #1
   12b88:	movwne	r0, #1
   12b8c:	str	r1, [sl, #8]
   12b90:	eor	r0, r6, r0
   12b94:	and	r0, r0, #1
   12b98:	sub	sp, fp, #28
   12b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ba0:	bl	11ab0 <__lxstat64@plt+0xb0c>
   12ba4:	eor	r0, r6, r0
   12ba8:	and	r0, r0, #1
   12bac:	sub	sp, fp, #28
   12bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bb4:	add	r0, r7, #1
   12bb8:	b	12bc4 <__lxstat64@plt+0x1c20>
   12bbc:	ldr	r0, [sp, #8]
   12bc0:	sub	r0, r8, r0
   12bc4:	bl	11534 <__lxstat64@plt+0x590>
   12bc8:	ldr	r2, [sl]
   12bcc:	ldr	r1, [sl, #8]
   12bd0:	ldr	r2, [r2, r1, lsl #2]
   12bd4:	cmp	r2, #0
   12bd8:	beq	12c4c <__lxstat64@plt+0x1ca8>
   12bdc:	ldrb	r3, [r2]
   12be0:	cmp	r3, #41	; 0x29
   12be4:	ldrbeq	r2, [r2, #1]
   12be8:	cmpeq	r2, #0
   12bec:	beq	12c40 <__lxstat64@plt+0x1c9c>
   12bf0:	movw	r1, #28396	; 0x6eec
   12bf4:	mov	r0, #0
   12bf8:	mov	r2, #5
   12bfc:	movt	r1, #1
   12c00:	bl	10dd0 <dcgettext@plt>
   12c04:	movw	r1, #28135	; 0x6de7
   12c08:	mov	r4, r0
   12c0c:	mov	r0, #0
   12c10:	movt	r1, #1
   12c14:	bl	14d98 <__lxstat64@plt+0x3df4>
   12c18:	mov	r5, r0
   12c1c:	ldr	r0, [sl]
   12c20:	ldr	r1, [sl, #8]
   12c24:	ldr	r1, [r0, r1, lsl #2]
   12c28:	mov	r0, #1
   12c2c:	bl	14d98 <__lxstat64@plt+0x3df4>
   12c30:	mov	r2, r0
   12c34:	mov	r0, r4
   12c38:	mov	r1, r5
   12c3c:	bl	11810 <__lxstat64@plt+0x86c>
   12c40:	add	r1, r1, #1
   12c44:	b	12b8c <__lxstat64@plt+0x1be8>
   12c48:	bl	12220 <__lxstat64@plt+0x127c>
   12c4c:	movw	r1, #28384	; 0x6ee0
   12c50:	mov	r0, #0
   12c54:	mov	r2, #5
   12c58:	movt	r1, #1
   12c5c:	bl	10dd0 <dcgettext@plt>
   12c60:	mov	r4, r0
   12c64:	movw	r0, #28135	; 0x6de7
   12c68:	movt	r0, #1
   12c6c:	bl	14da8 <__lxstat64@plt+0x3e04>
   12c70:	mov	r1, r0
   12c74:	mov	r0, r4
   12c78:	bl	11810 <__lxstat64@plt+0x86c>
   12c7c:	movw	r1, #33096	; 0x8148
   12c80:	movt	r1, #2
   12c84:	str	r0, [r1, #4]
   12c88:	bx	lr
   12c8c:	movw	r1, #33096	; 0x8148
   12c90:	movt	r1, #2
   12c94:	strb	r0, [r1]
   12c98:	bx	lr
   12c9c:	push	{r4, r5, r6, sl, fp, lr}
   12ca0:	add	fp, sp, #16
   12ca4:	sub	sp, sp, #8
   12ca8:	movw	r0, #33076	; 0x8134
   12cac:	movt	r0, #2
   12cb0:	ldr	r0, [r0]
   12cb4:	bl	159a0 <__lxstat64@plt+0x49fc>
   12cb8:	cmp	r0, #0
   12cbc:	beq	12ce4 <__lxstat64@plt+0x1d40>
   12cc0:	movw	r5, #33096	; 0x8148
   12cc4:	movt	r5, #2
   12cc8:	ldrb	r0, [r5]
   12ccc:	cmp	r0, #0
   12cd0:	beq	12d10 <__lxstat64@plt+0x1d6c>
   12cd4:	bl	10ecc <__errno_location@plt>
   12cd8:	ldr	r0, [r0]
   12cdc:	cmp	r0, #32
   12ce0:	bne	12d10 <__lxstat64@plt+0x1d6c>
   12ce4:	movw	r0, #33072	; 0x8130
   12ce8:	movt	r0, #2
   12cec:	ldr	r0, [r0]
   12cf0:	bl	159a0 <__lxstat64@plt+0x49fc>
   12cf4:	cmp	r0, #0
   12cf8:	subeq	sp, fp, #16
   12cfc:	popeq	{r4, r5, r6, sl, fp, pc}
   12d00:	movw	r0, #32992	; 0x80e0
   12d04:	movt	r0, #2
   12d08:	ldr	r0, [r0]
   12d0c:	bl	10dac <_exit@plt>
   12d10:	movw	r1, #28480	; 0x6f40
   12d14:	mov	r0, #0
   12d18:	mov	r2, #5
   12d1c:	movt	r1, #1
   12d20:	bl	10dd0 <dcgettext@plt>
   12d24:	ldr	r6, [r5, #4]
   12d28:	mov	r4, r0
   12d2c:	bl	10ecc <__errno_location@plt>
   12d30:	ldr	r5, [r0]
   12d34:	cmp	r6, #0
   12d38:	bne	12d54 <__lxstat64@plt+0x1db0>
   12d3c:	movw	r2, #28496	; 0x6f50
   12d40:	mov	r0, #0
   12d44:	mov	r1, r5
   12d48:	mov	r3, r4
   12d4c:	movt	r2, #1
   12d50:	b	12d74 <__lxstat64@plt+0x1dd0>
   12d54:	mov	r0, r6
   12d58:	bl	14a20 <__lxstat64@plt+0x3a7c>
   12d5c:	movw	r2, #28492	; 0x6f4c
   12d60:	mov	r3, r0
   12d64:	str	r4, [sp]
   12d68:	mov	r0, #0
   12d6c:	mov	r1, r5
   12d70:	movt	r2, #1
   12d74:	bl	10e54 <error@plt>
   12d78:	movw	r0, #32992	; 0x80e0
   12d7c:	movt	r0, #2
   12d80:	ldr	r0, [r0]
   12d84:	bl	10dac <_exit@plt>
   12d88:	push	{r4, r5, r6, sl, fp, lr}
   12d8c:	add	fp, sp, #16
   12d90:	mov	r5, r0
   12d94:	mov	r0, #0
   12d98:	mov	r4, r1
   12d9c:	add	r6, r2, #19
   12da0:	strb	r0, [r2, #20]
   12da4:	mov	r0, r5
   12da8:	mov	r1, r4
   12dac:	mov	r2, #10
   12db0:	mov	r3, #0
   12db4:	bl	15dd0 <__lxstat64@plt+0x4e2c>
   12db8:	add	r2, r0, r0, lsl #2
   12dbc:	sub	r2, r5, r2, lsl #1
   12dc0:	orr	r2, r2, #48	; 0x30
   12dc4:	strb	r2, [r6], #-1
   12dc8:	rsbs	r2, r5, #9
   12dcc:	mov	r5, r0
   12dd0:	rscs	r2, r4, #0
   12dd4:	mov	r4, r1
   12dd8:	bcc	12da4 <__lxstat64@plt+0x1e00>
   12ddc:	add	r0, r6, #1
   12de0:	pop	{r4, r5, r6, sl, fp, pc}
   12de4:	push	{r4, r5, fp, lr}
   12de8:	add	fp, sp, #8
   12dec:	cmp	r0, #0
   12df0:	beq	12e84 <__lxstat64@plt+0x1ee0>
   12df4:	mov	r1, #47	; 0x2f
   12df8:	mov	r4, r0
   12dfc:	bl	10f44 <strrchr@plt>
   12e00:	cmp	r0, #0
   12e04:	mov	r5, r4
   12e08:	addne	r5, r0, #1
   12e0c:	sub	r0, r5, r4
   12e10:	cmp	r0, #7
   12e14:	blt	12e68 <__lxstat64@plt+0x1ec4>
   12e18:	movw	r1, #28555	; 0x6f8b
   12e1c:	sub	r0, r5, #7
   12e20:	mov	r2, #7
   12e24:	movt	r1, #1
   12e28:	bl	10f8c <strncmp@plt>
   12e2c:	cmp	r0, #0
   12e30:	bne	12e68 <__lxstat64@plt+0x1ec4>
   12e34:	movw	r1, #28563	; 0x6f93
   12e38:	mov	r0, r5
   12e3c:	mov	r2, #3
   12e40:	movt	r1, #1
   12e44:	bl	10f8c <strncmp@plt>
   12e48:	cmp	r0, #0
   12e4c:	beq	12e58 <__lxstat64@plt+0x1eb4>
   12e50:	mov	r4, r5
   12e54:	b	12e68 <__lxstat64@plt+0x1ec4>
   12e58:	movw	r0, #33064	; 0x8128
   12e5c:	add	r4, r5, #3
   12e60:	movt	r0, #2
   12e64:	str	r4, [r0]
   12e68:	movw	r0, #33068	; 0x812c
   12e6c:	movt	r0, #2
   12e70:	str	r4, [r0]
   12e74:	movw	r0, #33104	; 0x8150
   12e78:	movt	r0, #2
   12e7c:	str	r4, [r0]
   12e80:	pop	{r4, r5, fp, pc}
   12e84:	movw	r0, #33072	; 0x8130
   12e88:	mov	r1, #55	; 0x37
   12e8c:	mov	r2, #1
   12e90:	movt	r0, #2
   12e94:	ldr	r3, [r0]
   12e98:	movw	r0, #28499	; 0x6f53
   12e9c:	movt	r0, #1
   12ea0:	bl	10e18 <fwrite@plt>
   12ea4:	bl	10f98 <abort@plt>
   12ea8:	push	{r4, r5, r6, sl, fp, lr}
   12eac:	add	fp, sp, #16
   12eb0:	mov	r4, r0
   12eb4:	movw	r0, #33112	; 0x8158
   12eb8:	movt	r0, #2
   12ebc:	cmp	r4, #0
   12ec0:	moveq	r4, r0
   12ec4:	bl	10ecc <__errno_location@plt>
   12ec8:	ldr	r6, [r0]
   12ecc:	mov	r5, r0
   12ed0:	mov	r0, r4
   12ed4:	mov	r1, #48	; 0x30
   12ed8:	bl	1563c <__lxstat64@plt+0x4698>
   12edc:	str	r6, [r5]
   12ee0:	pop	{r4, r5, r6, sl, fp, pc}
   12ee4:	movw	r1, #33112	; 0x8158
   12ee8:	cmp	r0, #0
   12eec:	movt	r1, #2
   12ef0:	movne	r1, r0
   12ef4:	ldr	r0, [r1]
   12ef8:	bx	lr
   12efc:	movw	r2, #33112	; 0x8158
   12f00:	cmp	r0, #0
   12f04:	movt	r2, #2
   12f08:	movne	r2, r0
   12f0c:	str	r1, [r2]
   12f10:	bx	lr
   12f14:	movw	r3, #33112	; 0x8158
   12f18:	cmp	r0, #0
   12f1c:	and	r2, r2, #1
   12f20:	movt	r3, #2
   12f24:	movne	r3, r0
   12f28:	ubfx	r0, r1, #5, #3
   12f2c:	and	r1, r1, #31
   12f30:	add	ip, r3, r0, lsl #2
   12f34:	mov	r0, #1
   12f38:	ldr	r3, [ip, #8]
   12f3c:	and	r0, r0, r3, lsr r1
   12f40:	eor	r2, r0, r2
   12f44:	eor	r1, r3, r2, lsl r1
   12f48:	str	r1, [ip, #8]
   12f4c:	bx	lr
   12f50:	movw	r2, #33112	; 0x8158
   12f54:	cmp	r0, #0
   12f58:	movt	r2, #2
   12f5c:	movne	r2, r0
   12f60:	ldr	r0, [r2, #4]
   12f64:	str	r1, [r2, #4]
   12f68:	bx	lr
   12f6c:	push	{fp, lr}
   12f70:	mov	fp, sp
   12f74:	movw	r3, #33112	; 0x8158
   12f78:	cmp	r0, #0
   12f7c:	movt	r3, #2
   12f80:	movne	r3, r0
   12f84:	cmp	r1, #0
   12f88:	mov	r0, #10
   12f8c:	cmpne	r2, #0
   12f90:	str	r0, [r3]
   12f94:	bne	12f9c <__lxstat64@plt+0x1ff8>
   12f98:	bl	10f98 <abort@plt>
   12f9c:	str	r1, [r3, #40]	; 0x28
   12fa0:	str	r2, [r3, #44]	; 0x2c
   12fa4:	pop	{fp, pc}
   12fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fac:	add	fp, sp, #28
   12fb0:	sub	sp, sp, #20
   12fb4:	mov	r7, r0
   12fb8:	ldr	r0, [fp, #8]
   12fbc:	movw	r5, #33112	; 0x8158
   12fc0:	mov	r8, r3
   12fc4:	mov	r9, r2
   12fc8:	mov	sl, r1
   12fcc:	movt	r5, #2
   12fd0:	cmp	r0, #0
   12fd4:	movne	r5, r0
   12fd8:	bl	10ecc <__errno_location@plt>
   12fdc:	ldr	r2, [r5, #40]	; 0x28
   12fe0:	ldr	r3, [r5, #44]	; 0x2c
   12fe4:	mov	r4, r0
   12fe8:	ldm	r5, {r0, r1}
   12fec:	add	r5, r5, #8
   12ff0:	ldr	r6, [r4]
   12ff4:	stm	sp, {r0, r1, r5}
   12ff8:	mov	r0, r7
   12ffc:	mov	r1, sl
   13000:	str	r2, [sp, #12]
   13004:	str	r3, [sp, #16]
   13008:	mov	r2, r9
   1300c:	mov	r3, r8
   13010:	bl	13020 <__lxstat64@plt+0x207c>
   13014:	str	r6, [r4]
   13018:	sub	sp, fp, #28
   1301c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13024:	add	fp, sp, #28
   13028:	sub	sp, sp, #156	; 0x9c
   1302c:	str	r0, [fp, #-84]	; 0xffffffac
   13030:	add	r0, r2, #1
   13034:	mov	r6, r1
   13038:	mov	r7, r3
   1303c:	str	r2, [fp, #-80]	; 0xffffffb0
   13040:	str	r0, [sp, #80]	; 0x50
   13044:	ldr	r0, [fp, #12]
   13048:	and	r1, r0, #1
   1304c:	str	r1, [sp, #36]	; 0x24
   13050:	and	r1, r0, #4
   13054:	str	r1, [sp, #32]
   13058:	ubfx	r8, r0, #1, #1
   1305c:	bl	10e30 <__ctype_get_mb_cur_max@plt>
   13060:	str	r0, [sp, #40]	; 0x28
   13064:	ldr	r0, [fp, #24]
   13068:	ldr	r4, [fp, #8]
   1306c:	mov	r1, #0
   13070:	str	r1, [fp, #-52]	; 0xffffffcc
   13074:	mov	r1, #0
   13078:	str	r1, [sp, #60]	; 0x3c
   1307c:	mov	r1, #1
   13080:	str	r1, [sp, #84]	; 0x54
   13084:	str	r0, [sp, #76]	; 0x4c
   13088:	ldr	r0, [fp, #20]
   1308c:	str	r0, [sp, #72]	; 0x48
   13090:	mov	r0, #0
   13094:	str	r0, [sp, #56]	; 0x38
   13098:	mov	r0, #0
   1309c:	str	r0, [fp, #-88]	; 0xffffffa8
   130a0:	mov	r0, #0
   130a4:	str	r0, [fp, #-72]	; 0xffffffb8
   130a8:	mov	r0, #0
   130ac:	cmp	r4, #10
   130b0:	bhi	143cc <__lxstat64@plt+0x3428>
   130b4:	add	r1, pc, #24
   130b8:	ldr	ip, [fp, #-84]	; 0xffffffac
   130bc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   130c0:	mov	r5, r6
   130c4:	mov	r9, #0
   130c8:	mov	r2, #1
   130cc:	mov	r3, #0
   130d0:	ldr	pc, [r1, r4, lsl #2]
   130d4:	muleq	r1, ip, r1
   130d8:	ldrdeq	r3, [r1], -r8
   130dc:	andeq	r3, r1, ip, lsr #3
   130e0:	muleq	r1, r4, r1
   130e4:	andeq	r3, r1, ip, asr #3
   130e8:	andeq	r3, r1, r0, lsr r2
   130ec:			; <UNDEFINED> instruction: 0x000131bc
   130f0:	andeq	r3, r1, r8, lsr #9
   130f4:	andeq	r3, r1, r0, lsl #2
   130f8:	andeq	r3, r1, r0, lsl #2
   130fc:	andeq	r3, r1, r8, lsr r3
   13100:	movw	r6, #28647	; 0x6fe7
   13104:	mov	r0, #0
   13108:	mov	r2, #5
   1310c:	movt	r6, #1
   13110:	mov	r1, r6
   13114:	bl	10dd0 <dcgettext@plt>
   13118:	cmp	r0, r6
   1311c:	str	r0, [sp, #72]	; 0x48
   13120:	bne	13310 <__lxstat64@plt+0x236c>
   13124:	bl	15bec <__lxstat64@plt+0x4c48>
   13128:	ldrb	r1, [r0]
   1312c:	and	r1, r1, #223	; 0xdf
   13130:	cmp	r1, #71	; 0x47
   13134:	beq	13290 <__lxstat64@plt+0x22ec>
   13138:	cmp	r1, #85	; 0x55
   1313c:	bne	132f4 <__lxstat64@plt+0x2350>
   13140:	ldrb	r1, [r0, #1]
   13144:	and	r1, r1, #223	; 0xdf
   13148:	cmp	r1, #84	; 0x54
   1314c:	bne	132f4 <__lxstat64@plt+0x2350>
   13150:	ldrb	r1, [r0, #2]
   13154:	and	r1, r1, #223	; 0xdf
   13158:	cmp	r1, #70	; 0x46
   1315c:	bne	132f4 <__lxstat64@plt+0x2350>
   13160:	ldrb	r1, [r0, #3]
   13164:	cmp	r1, #45	; 0x2d
   13168:	bne	132f4 <__lxstat64@plt+0x2350>
   1316c:	ldrb	r1, [r0, #4]
   13170:	cmp	r1, #56	; 0x38
   13174:	bne	132f4 <__lxstat64@plt+0x2350>
   13178:	ldrb	r0, [r0, #5]
   1317c:	cmp	r0, #0
   13180:	movw	r0, #28651	; 0x6feb
   13184:	movt	r0, #1
   13188:	str	r0, [sp, #72]	; 0x48
   1318c:	bne	132f4 <__lxstat64@plt+0x2350>
   13190:	b	13310 <__lxstat64@plt+0x236c>
   13194:	mov	r0, #1
   13198:	b	131d8 <__lxstat64@plt+0x2234>
   1319c:	mov	r4, #0
   131a0:	mov	r9, #0
   131a4:	mov	r2, r0
   131a8:	b	13228 <__lxstat64@plt+0x2284>
   131ac:	tst	r8, #1
   131b0:	bne	131d8 <__lxstat64@plt+0x2234>
   131b4:	mov	r2, r0
   131b8:	b	13200 <__lxstat64@plt+0x225c>
   131bc:	mov	r0, #1
   131c0:	mov	r9, #0
   131c4:	mov	r4, #5
   131c8:	b	13244 <__lxstat64@plt+0x22a0>
   131cc:	mov	r2, #1
   131d0:	tst	r8, #1
   131d4:	beq	13200 <__lxstat64@plt+0x225c>
   131d8:	mov	r1, #1
   131dc:	mov	r9, #0
   131e0:	mov	r4, #2
   131e4:	mov	r2, r0
   131e8:	mov	r3, #1
   131ec:	str	r1, [fp, #-72]	; 0xffffffb8
   131f0:	movw	r1, #28649	; 0x6fe9
   131f4:	movt	r1, #1
   131f8:	str	r1, [fp, #-88]	; 0xffffffa8
   131fc:	b	134a8 <__lxstat64@plt+0x2504>
   13200:	cmp	r5, #0
   13204:	mov	r9, #1
   13208:	mov	r4, #2
   1320c:	movne	r0, #39	; 0x27
   13210:	strbne	r0, [ip]
   13214:	movw	r0, #28649	; 0x6fe9
   13218:	movt	r0, #1
   1321c:	str	r0, [fp, #-88]	; 0xffffffa8
   13220:	mov	r0, #1
   13224:	str	r0, [fp, #-72]	; 0xffffffb8
   13228:	mov	r3, #0
   1322c:	b	134a8 <__lxstat64@plt+0x2504>
   13230:	mov	r4, #5
   13234:	tst	r8, #1
   13238:	beq	13260 <__lxstat64@plt+0x22bc>
   1323c:	mov	r0, #1
   13240:	mov	r9, #0
   13244:	str	r0, [fp, #-72]	; 0xffffffb8
   13248:	movw	r0, #28645	; 0x6fe5
   1324c:	mov	r2, #1
   13250:	mov	r3, #1
   13254:	movt	r0, #1
   13258:	str	r0, [fp, #-88]	; 0xffffffa8
   1325c:	b	134a8 <__lxstat64@plt+0x2504>
   13260:	cmp	r5, #0
   13264:	mov	r3, #0
   13268:	mov	r9, #1
   1326c:	mov	r2, #1
   13270:	movne	r0, #34	; 0x22
   13274:	strbne	r0, [ip]
   13278:	movw	r0, #28645	; 0x6fe5
   1327c:	movt	r0, #1
   13280:	str	r0, [fp, #-88]	; 0xffffffa8
   13284:	mov	r0, #1
   13288:	str	r0, [fp, #-72]	; 0xffffffb8
   1328c:	b	134a8 <__lxstat64@plt+0x2504>
   13290:	ldrb	r1, [r0, #1]
   13294:	and	r1, r1, #223	; 0xdf
   13298:	cmp	r1, #66	; 0x42
   1329c:	bne	132f4 <__lxstat64@plt+0x2350>
   132a0:	ldrb	r1, [r0, #2]
   132a4:	cmp	r1, #49	; 0x31
   132a8:	bne	132f4 <__lxstat64@plt+0x2350>
   132ac:	ldrb	r1, [r0, #3]
   132b0:	cmp	r1, #56	; 0x38
   132b4:	bne	132f4 <__lxstat64@plt+0x2350>
   132b8:	ldrb	r1, [r0, #4]
   132bc:	cmp	r1, #48	; 0x30
   132c0:	bne	132f4 <__lxstat64@plt+0x2350>
   132c4:	ldrb	r1, [r0, #5]
   132c8:	cmp	r1, #51	; 0x33
   132cc:	bne	132f4 <__lxstat64@plt+0x2350>
   132d0:	ldrb	r1, [r0, #6]
   132d4:	cmp	r1, #48	; 0x30
   132d8:	bne	132f4 <__lxstat64@plt+0x2350>
   132dc:	ldrb	r0, [r0, #7]
   132e0:	cmp	r0, #0
   132e4:	movw	r0, #28659	; 0x6ff3
   132e8:	movt	r0, #1
   132ec:	str	r0, [sp, #72]	; 0x48
   132f0:	beq	13310 <__lxstat64@plt+0x236c>
   132f4:	movw	r1, #28645	; 0x6fe5
   132f8:	movw	r0, #28649	; 0x6fe9
   132fc:	cmp	r4, #9
   13300:	movt	r1, #1
   13304:	movt	r0, #1
   13308:	moveq	r0, r1
   1330c:	str	r0, [sp, #72]	; 0x48
   13310:	movw	r6, #28649	; 0x6fe9
   13314:	mov	r0, #0
   13318:	mov	r2, #5
   1331c:	movt	r6, #1
   13320:	mov	r1, r6
   13324:	bl	10dd0 <dcgettext@plt>
   13328:	cmp	r0, r6
   1332c:	str	r0, [sp, #76]	; 0x4c
   13330:	beq	1337c <__lxstat64@plt+0x23d8>
   13334:	ldr	ip, [fp, #-84]	; 0xffffffac
   13338:	mov	r9, #0
   1333c:	tst	r8, #1
   13340:	bne	13484 <__lxstat64@plt+0x24e0>
   13344:	ldr	r0, [sp, #72]	; 0x48
   13348:	ldrb	r0, [r0]
   1334c:	cmp	r0, #0
   13350:	beq	13484 <__lxstat64@plt+0x24e0>
   13354:	ldr	r1, [sp, #72]	; 0x48
   13358:	mov	r9, #0
   1335c:	add	r1, r1, #1
   13360:	cmp	r9, r5
   13364:	strbcc	r0, [ip, r9]
   13368:	ldrb	r0, [r1, r9]
   1336c:	add	r9, r9, #1
   13370:	cmp	r0, #0
   13374:	bne	13360 <__lxstat64@plt+0x23bc>
   13378:	b	13484 <__lxstat64@plt+0x24e0>
   1337c:	bl	15bec <__lxstat64@plt+0x4c48>
   13380:	ldrb	r1, [r0]
   13384:	and	r1, r1, #223	; 0xdf
   13388:	cmp	r1, #71	; 0x47
   1338c:	beq	133fc <__lxstat64@plt+0x2458>
   13390:	ldr	ip, [fp, #-84]	; 0xffffffac
   13394:	cmp	r1, #85	; 0x55
   13398:	bne	13458 <__lxstat64@plt+0x24b4>
   1339c:	ldrb	r1, [r0, #1]
   133a0:	and	r1, r1, #223	; 0xdf
   133a4:	cmp	r1, #84	; 0x54
   133a8:	bne	13458 <__lxstat64@plt+0x24b4>
   133ac:	ldrb	r1, [r0, #2]
   133b0:	and	r1, r1, #223	; 0xdf
   133b4:	cmp	r1, #70	; 0x46
   133b8:	bne	13458 <__lxstat64@plt+0x24b4>
   133bc:	ldrb	r1, [r0, #3]
   133c0:	cmp	r1, #45	; 0x2d
   133c4:	bne	13458 <__lxstat64@plt+0x24b4>
   133c8:	ldrb	r1, [r0, #4]
   133cc:	cmp	r1, #56	; 0x38
   133d0:	bne	13458 <__lxstat64@plt+0x24b4>
   133d4:	ldrb	r0, [r0, #5]
   133d8:	cmp	r0, #0
   133dc:	bne	13458 <__lxstat64@plt+0x24b4>
   133e0:	movw	r0, #28655	; 0x6fef
   133e4:	movt	r0, #1
   133e8:	str	r0, [sp, #76]	; 0x4c
   133ec:	mov	r9, #0
   133f0:	tst	r8, #1
   133f4:	beq	13344 <__lxstat64@plt+0x23a0>
   133f8:	b	13484 <__lxstat64@plt+0x24e0>
   133fc:	ldrb	r1, [r0, #1]
   13400:	ldr	ip, [fp, #-84]	; 0xffffffac
   13404:	and	r1, r1, #223	; 0xdf
   13408:	cmp	r1, #66	; 0x42
   1340c:	bne	13458 <__lxstat64@plt+0x24b4>
   13410:	ldrb	r1, [r0, #2]
   13414:	cmp	r1, #49	; 0x31
   13418:	bne	13458 <__lxstat64@plt+0x24b4>
   1341c:	ldrb	r1, [r0, #3]
   13420:	cmp	r1, #56	; 0x38
   13424:	bne	13458 <__lxstat64@plt+0x24b4>
   13428:	ldrb	r1, [r0, #4]
   1342c:	cmp	r1, #48	; 0x30
   13430:	bne	13458 <__lxstat64@plt+0x24b4>
   13434:	ldrb	r1, [r0, #5]
   13438:	cmp	r1, #51	; 0x33
   1343c:	bne	13458 <__lxstat64@plt+0x24b4>
   13440:	ldrb	r1, [r0, #6]
   13444:	cmp	r1, #48	; 0x30
   13448:	bne	13458 <__lxstat64@plt+0x24b4>
   1344c:	ldrb	r0, [r0, #7]
   13450:	cmp	r0, #0
   13454:	beq	1426c <__lxstat64@plt+0x32c8>
   13458:	movw	r0, #28649	; 0x6fe9
   1345c:	cmp	r4, #9
   13460:	movt	r0, #1
   13464:	mov	r1, r0
   13468:	movw	r0, #28645	; 0x6fe5
   1346c:	movt	r0, #1
   13470:	moveq	r1, r0
   13474:	str	r1, [sp, #76]	; 0x4c
   13478:	mov	r9, #0
   1347c:	tst	r8, #1
   13480:	beq	13344 <__lxstat64@plt+0x23a0>
   13484:	ldr	r6, [sp, #76]	; 0x4c
   13488:	mov	r0, r6
   1348c:	bl	10ec0 <strlen@plt>
   13490:	ldr	ip, [fp, #-84]	; 0xffffffac
   13494:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13498:	str	r0, [fp, #-72]	; 0xffffffb8
   1349c:	str	r6, [fp, #-88]	; 0xffffffa8
   134a0:	mov	r2, #1
   134a4:	mov	r3, r8
   134a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   134ac:	str	r4, [fp, #-64]	; 0xffffffc0
   134b0:	mov	sl, #0
   134b4:	str	r3, [fp, #-76]	; 0xffffffb4
   134b8:	str	r2, [sp, #88]	; 0x58
   134bc:	cmp	r0, #0
   134c0:	movwne	r0, #1
   134c4:	and	r1, r0, r3
   134c8:	and	r1, r2, r1
   134cc:	str	r1, [sp, #48]	; 0x30
   134d0:	sub	r1, r4, #2
   134d4:	clz	r1, r1
   134d8:	lsr	r1, r1, #5
   134dc:	and	r1, r1, r3
   134e0:	str	r1, [sp, #44]	; 0x2c
   134e4:	subs	r1, r4, #2
   134e8:	eor	r4, r3, #1
   134ec:	movwne	r1, #1
   134f0:	str	r4, [sp, #92]	; 0x5c
   134f4:	orr	r4, r1, r4
   134f8:	and	r1, r1, r2
   134fc:	and	r0, r0, r1
   13500:	str	r4, [sp, #64]	; 0x40
   13504:	ldr	r4, [sp, #84]	; 0x54
   13508:	str	r0, [fp, #-60]	; 0xffffffc4
   1350c:	orr	r0, r1, r3
   13510:	ldr	r1, [fp, #16]
   13514:	eor	r0, r0, #1
   13518:	clz	r1, r1
   1351c:	lsr	r1, r1, #5
   13520:	orr	r0, r1, r0
   13524:	str	r0, [fp, #-68]	; 0xffffffbc
   13528:	eor	r0, r2, #1
   1352c:	str	r0, [sp, #52]	; 0x34
   13530:	cmn	r7, #1
   13534:	beq	13544 <__lxstat64@plt+0x25a0>
   13538:	cmp	sl, r7
   1353c:	bne	13550 <__lxstat64@plt+0x25ac>
   13540:	b	141e4 <__lxstat64@plt+0x3240>
   13544:	ldrb	r0, [lr, sl]
   13548:	cmp	r0, #0
   1354c:	beq	141ec <__lxstat64@plt+0x3248>
   13550:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13554:	cmp	r0, #0
   13558:	beq	135b8 <__lxstat64@plt+0x2614>
   1355c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13560:	mov	r6, r5
   13564:	add	r5, sl, r0
   13568:	cmp	r0, #2
   1356c:	bcc	135d8 <__lxstat64@plt+0x2634>
   13570:	mov	r0, #0
   13574:	cmn	r7, #1
   13578:	str	r0, [fp, #-56]	; 0xffffffc8
   1357c:	bne	13594 <__lxstat64@plt+0x25f0>
   13580:	mov	r0, lr
   13584:	bl	10ec0 <strlen@plt>
   13588:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1358c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13590:	mov	r7, r0
   13594:	cmp	r5, r7
   13598:	bls	135e8 <__lxstat64@plt+0x2644>
   1359c:	mov	r0, #0
   135a0:	mov	r5, r6
   135a4:	str	r0, [fp, #-48]	; 0xffffffd0
   135a8:	ldrb	r6, [lr, sl]
   135ac:	cmp	r6, #126	; 0x7e
   135b0:	bls	13638 <__lxstat64@plt+0x2694>
   135b4:	b	13b94 <__lxstat64@plt+0x2bf0>
   135b8:	mov	r0, #0
   135bc:	str	r0, [fp, #-56]	; 0xffffffc8
   135c0:	mov	r0, #0
   135c4:	str	r0, [fp, #-48]	; 0xffffffd0
   135c8:	ldrb	r6, [lr, sl]
   135cc:	cmp	r6, #126	; 0x7e
   135d0:	bls	13638 <__lxstat64@plt+0x2694>
   135d4:	b	13b94 <__lxstat64@plt+0x2bf0>
   135d8:	mov	r0, #0
   135dc:	str	r0, [fp, #-56]	; 0xffffffc8
   135e0:	cmp	r5, r7
   135e4:	bhi	1359c <__lxstat64@plt+0x25f8>
   135e8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   135ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   135f0:	add	r0, lr, sl
   135f4:	bl	10eb4 <bcmp@plt>
   135f8:	ldr	r2, [sp, #92]	; 0x5c
   135fc:	cmp	r0, #0
   13600:	mov	r1, r0
   13604:	mov	r5, r6
   13608:	movwne	r1, #1
   1360c:	orr	r1, r1, r2
   13610:	tst	r1, #1
   13614:	beq	142ac <__lxstat64@plt+0x3308>
   13618:	ldr	ip, [fp, #-84]	; 0xffffffac
   1361c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13620:	clz	r0, r0
   13624:	lsr	r0, r0, #5
   13628:	str	r0, [fp, #-48]	; 0xffffffd0
   1362c:	ldrb	r6, [lr, sl]
   13630:	cmp	r6, #126	; 0x7e
   13634:	bhi	13b94 <__lxstat64@plt+0x2bf0>
   13638:	add	r3, pc, #16
   1363c:	mov	r8, #1
   13640:	mov	r2, #110	; 0x6e
   13644:	mov	r0, #97	; 0x61
   13648:	mov	r1, #0
   1364c:	ldr	pc, [r3, r6, lsl #2]
   13650:	andeq	r3, r1, ip, asr #18
   13654:	muleq	r1, r4, fp
   13658:	muleq	r1, r4, fp
   1365c:	muleq	r1, r4, fp
   13660:	muleq	r1, r4, fp
   13664:	muleq	r1, r4, fp
   13668:	muleq	r1, r4, fp
   1366c:	andeq	r3, r1, r8, asr #24
   13670:	andeq	r3, r1, ip, lsr #18
   13674:	andeq	r3, r1, r4, lsr #18
   13678:	andeq	r3, r1, r8, lsr r9
   1367c:	andeq	r3, r1, r8, ror #20
   13680:	andeq	r3, r1, ip, lsl r9
   13684:	andeq	r3, r1, r4, lsr r9
   13688:	muleq	r1, r4, fp
   1368c:	muleq	r1, r4, fp
   13690:	muleq	r1, r4, fp
   13694:	muleq	r1, r4, fp
   13698:	muleq	r1, r4, fp
   1369c:	muleq	r1, r4, fp
   136a0:	muleq	r1, r4, fp
   136a4:	muleq	r1, r4, fp
   136a8:	muleq	r1, r4, fp
   136ac:	muleq	r1, r4, fp
   136b0:	muleq	r1, r4, fp
   136b4:	muleq	r1, r4, fp
   136b8:	muleq	r1, r4, fp
   136bc:	muleq	r1, r4, fp
   136c0:	muleq	r1, r4, fp
   136c4:	muleq	r1, r4, fp
   136c8:	muleq	r1, r4, fp
   136cc:	muleq	r1, r4, fp
   136d0:	andeq	r3, r1, r0, asr #17
   136d4:	andeq	r3, r1, r4, asr #17
   136d8:	andeq	r3, r1, r4, asr #17
   136dc:			; <UNDEFINED> instruction: 0x000138b4
   136e0:	andeq	r3, r1, r4, asr #17
   136e4:	andeq	r3, r1, ip, asr #16
   136e8:	andeq	r3, r1, r4, asr #17
   136ec:	andeq	r3, r1, r0, ror sl
   136f0:	andeq	r3, r1, r4, asr #17
   136f4:	andeq	r3, r1, r4, asr #17
   136f8:	andeq	r3, r1, r4, asr #17
   136fc:	andeq	r3, r1, ip, asr #16
   13700:	andeq	r3, r1, ip, asr #16
   13704:	andeq	r3, r1, ip, asr #16
   13708:	andeq	r3, r1, ip, asr #16
   1370c:	andeq	r3, r1, ip, asr #16
   13710:	andeq	r3, r1, ip, asr #16
   13714:	andeq	r3, r1, ip, asr #16
   13718:	andeq	r3, r1, ip, asr #16
   1371c:	andeq	r3, r1, ip, asr #16
   13720:	andeq	r3, r1, ip, asr #16
   13724:	andeq	r3, r1, ip, asr #16
   13728:	andeq	r3, r1, ip, asr #16
   1372c:	andeq	r3, r1, ip, asr #16
   13730:	andeq	r3, r1, ip, asr #16
   13734:	andeq	r3, r1, ip, asr #16
   13738:	andeq	r3, r1, ip, asr #16
   1373c:	andeq	r3, r1, r4, asr #17
   13740:	andeq	r3, r1, r4, asr #17
   13744:	andeq	r3, r1, r4, asr #17
   13748:	andeq	r3, r1, r4, asr #17
   1374c:	andeq	r3, r1, r4, lsr sl
   13750:	muleq	r1, r4, fp
   13754:	andeq	r3, r1, ip, asr #16
   13758:	andeq	r3, r1, ip, asr #16
   1375c:	andeq	r3, r1, ip, asr #16
   13760:	andeq	r3, r1, ip, asr #16
   13764:	andeq	r3, r1, ip, asr #16
   13768:	andeq	r3, r1, ip, asr #16
   1376c:	andeq	r3, r1, ip, asr #16
   13770:	andeq	r3, r1, ip, asr #16
   13774:	andeq	r3, r1, ip, asr #16
   13778:	andeq	r3, r1, ip, asr #16
   1377c:	andeq	r3, r1, ip, asr #16
   13780:	andeq	r3, r1, ip, asr #16
   13784:	andeq	r3, r1, ip, asr #16
   13788:	andeq	r3, r1, ip, asr #16
   1378c:	andeq	r3, r1, ip, asr #16
   13790:	andeq	r3, r1, ip, asr #16
   13794:	andeq	r3, r1, ip, asr #16
   13798:	andeq	r3, r1, ip, asr #16
   1379c:	andeq	r3, r1, ip, asr #16
   137a0:	andeq	r3, r1, ip, asr #16
   137a4:	andeq	r3, r1, ip, asr #16
   137a8:	andeq	r3, r1, ip, asr #16
   137ac:	andeq	r3, r1, ip, asr #16
   137b0:	andeq	r3, r1, ip, asr #16
   137b4:	andeq	r3, r1, ip, asr #16
   137b8:	andeq	r3, r1, ip, asr #16
   137bc:	andeq	r3, r1, r4, asr #17
   137c0:	strdeq	r3, [r1], -r8
   137c4:	andeq	r3, r1, ip, asr #16
   137c8:	andeq	r3, r1, r4, asr #17
   137cc:	andeq	r3, r1, ip, asr #16
   137d0:	andeq	r3, r1, r4, asr #17
   137d4:	andeq	r3, r1, ip, asr #16
   137d8:	andeq	r3, r1, ip, asr #16
   137dc:	andeq	r3, r1, ip, asr #16
   137e0:	andeq	r3, r1, ip, asr #16
   137e4:	andeq	r3, r1, ip, asr #16
   137e8:	andeq	r3, r1, ip, asr #16
   137ec:	andeq	r3, r1, ip, asr #16
   137f0:	andeq	r3, r1, ip, asr #16
   137f4:	andeq	r3, r1, ip, asr #16
   137f8:	andeq	r3, r1, ip, asr #16
   137fc:	andeq	r3, r1, ip, asr #16
   13800:	andeq	r3, r1, ip, asr #16
   13804:	andeq	r3, r1, ip, asr #16
   13808:	andeq	r3, r1, ip, asr #16
   1380c:	andeq	r3, r1, ip, asr #16
   13810:	andeq	r3, r1, ip, asr #16
   13814:	andeq	r3, r1, ip, asr #16
   13818:	andeq	r3, r1, ip, asr #16
   1381c:	andeq	r3, r1, ip, asr #16
   13820:	andeq	r3, r1, ip, asr #16
   13824:	andeq	r3, r1, ip, asr #16
   13828:	andeq	r3, r1, ip, asr #16
   1382c:	andeq	r3, r1, ip, asr #16
   13830:	andeq	r3, r1, ip, asr #16
   13834:	andeq	r3, r1, ip, asr #16
   13838:	andeq	r3, r1, ip, asr #16
   1383c:	andeq	r3, r1, ip, lsl #17
   13840:	andeq	r3, r1, r4, asr #17
   13844:	andeq	r3, r1, ip, lsl #17
   13848:			; <UNDEFINED> instruction: 0x000138b4
   1384c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13850:	tst	r0, #1
   13854:	bne	13b0c <__lxstat64@plt+0x2b68>
   13858:	ldr	r1, [fp, #16]
   1385c:	ubfx	r0, r6, #5, #3
   13860:	mov	r2, #1
   13864:	ldr	r0, [r1, r0, lsl #2]
   13868:	and	r1, r6, #31
   1386c:	tst	r0, r2, lsl r1
   13870:	beq	13b0c <__lxstat64@plt+0x2b68>
   13874:	mov	r0, r6
   13878:	mov	r1, r8
   1387c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13880:	tst	r2, #1
   13884:	beq	13b2c <__lxstat64@plt+0x2b88>
   13888:	b	14288 <__lxstat64@plt+0x32e4>
   1388c:	cmp	r7, #1
   13890:	beq	138b4 <__lxstat64@plt+0x2910>
   13894:	mov	r8, #0
   13898:	cmn	r7, #1
   1389c:	bne	13af8 <__lxstat64@plt+0x2b54>
   138a0:	ldrb	r0, [lr, #1]
   138a4:	cmp	r0, #0
   138a8:	beq	138b4 <__lxstat64@plt+0x2910>
   138ac:	mvn	r7, #0
   138b0:	b	13af8 <__lxstat64@plt+0x2b54>
   138b4:	mov	r8, #0
   138b8:	cmp	sl, #0
   138bc:	bne	13af8 <__lxstat64@plt+0x2b54>
   138c0:	mov	r1, #1
   138c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138c8:	cmp	r0, #2
   138cc:	bne	138e4 <__lxstat64@plt+0x2940>
   138d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138d4:	mov	r8, r1
   138d8:	tst	r0, #1
   138dc:	beq	1384c <__lxstat64@plt+0x28a8>
   138e0:	b	14288 <__lxstat64@plt+0x32e4>
   138e4:	mov	r8, r1
   138e8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   138ec:	tst	r0, #1
   138f0:	beq	13858 <__lxstat64@plt+0x28b4>
   138f4:	b	13b0c <__lxstat64@plt+0x2b68>
   138f8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138fc:	cmp	r0, #2
   13900:	bne	13bc0 <__lxstat64@plt+0x2c1c>
   13904:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13908:	tst	r0, #1
   1390c:	bne	14288 <__lxstat64@plt+0x32e4>
   13910:	mov	r0, #0
   13914:	str	r0, [fp, #-56]	; 0xffffffc8
   13918:	b	13bd8 <__lxstat64@plt+0x2c34>
   1391c:	mov	r0, #102	; 0x66
   13920:	b	13c48 <__lxstat64@plt+0x2ca4>
   13924:	mov	r2, #116	; 0x74
   13928:	b	13938 <__lxstat64@plt+0x2994>
   1392c:	mov	r0, #98	; 0x62
   13930:	b	13c48 <__lxstat64@plt+0x2ca4>
   13934:	mov	r2, #114	; 0x72
   13938:	ldr	r0, [sp, #64]	; 0x40
   1393c:	tst	r0, #1
   13940:	mov	r0, r2
   13944:	bne	13c48 <__lxstat64@plt+0x2ca4>
   13948:	b	14288 <__lxstat64@plt+0x32e4>
   1394c:	ldr	r0, [sp, #88]	; 0x58
   13950:	tst	r0, #1
   13954:	beq	13c68 <__lxstat64@plt+0x2cc4>
   13958:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1395c:	tst	r0, #1
   13960:	bne	143c4 <__lxstat64@plt+0x3420>
   13964:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13968:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1396c:	subs	r0, r0, #2
   13970:	movwne	r0, #1
   13974:	orr	r0, r0, r1
   13978:	tst	r0, #1
   1397c:	bne	139b8 <__lxstat64@plt+0x2a14>
   13980:	cmp	r9, r5
   13984:	movcc	r0, #39	; 0x27
   13988:	strbcc	r0, [ip, r9]
   1398c:	add	r0, r9, #1
   13990:	cmp	r0, r5
   13994:	movcc	r1, #36	; 0x24
   13998:	strbcc	r1, [ip, r0]
   1399c:	add	r0, r9, #2
   139a0:	add	r9, r9, #3
   139a4:	cmp	r0, r5
   139a8:	movcc	r1, #39	; 0x27
   139ac:	strbcc	r1, [ip, r0]
   139b0:	mov	r0, #1
   139b4:	str	r0, [fp, #-52]	; 0xffffffcc
   139b8:	mov	r1, #1
   139bc:	cmp	r9, r5
   139c0:	mov	r8, #0
   139c4:	mov	r6, #48	; 0x30
   139c8:	str	r1, [fp, #-56]	; 0xffffffc8
   139cc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   139d0:	movcc	r0, #92	; 0x5c
   139d4:	strbcc	r0, [ip, r9]
   139d8:	add	r0, r9, #1
   139dc:	cmp	r1, #2
   139e0:	beq	13e34 <__lxstat64@plt+0x2e90>
   139e4:	add	r1, sl, #1
   139e8:	cmp	r1, r7
   139ec:	bcs	13e34 <__lxstat64@plt+0x2e90>
   139f0:	ldrb	r1, [lr, r1]
   139f4:	sub	r1, r1, #48	; 0x30
   139f8:	uxtb	r1, r1
   139fc:	cmp	r1, #9
   13a00:	bhi	13e34 <__lxstat64@plt+0x2e90>
   13a04:	cmp	r0, r5
   13a08:	movcc	r1, #48	; 0x30
   13a0c:	strbcc	r1, [ip, r0]
   13a10:	add	r0, r9, #2
   13a14:	add	r9, r9, #3
   13a18:	cmp	r0, r5
   13a1c:	movcc	r1, #48	; 0x30
   13a20:	strbcc	r1, [ip, r0]
   13a24:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13a28:	tst	r0, #1
   13a2c:	beq	13858 <__lxstat64@plt+0x28b4>
   13a30:	b	13b0c <__lxstat64@plt+0x2b68>
   13a34:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13a38:	mov	r6, #63	; 0x3f
   13a3c:	cmp	r0, #5
   13a40:	beq	13e48 <__lxstat64@plt+0x2ea4>
   13a44:	mov	r1, #0
   13a48:	cmp	r0, #2
   13a4c:	str	r1, [fp, #-56]	; 0xffffffc8
   13a50:	bne	13f10 <__lxstat64@plt+0x2f6c>
   13a54:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a58:	mov	r8, #0
   13a5c:	tst	r0, #1
   13a60:	beq	1384c <__lxstat64@plt+0x28a8>
   13a64:	b	14288 <__lxstat64@plt+0x32e4>
   13a68:	mov	r0, #118	; 0x76
   13a6c:	b	13c48 <__lxstat64@plt+0x2ca4>
   13a70:	mov	r0, #1
   13a74:	mov	r6, #39	; 0x27
   13a78:	str	r0, [sp, #60]	; 0x3c
   13a7c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13a80:	cmp	r0, #2
   13a84:	bne	13c88 <__lxstat64@plt+0x2ce4>
   13a88:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a8c:	tst	r0, #1
   13a90:	bne	14288 <__lxstat64@plt+0x32e4>
   13a94:	ldr	r2, [sp, #56]	; 0x38
   13a98:	clz	r1, r5
   13a9c:	mov	r8, #1
   13aa0:	lsr	r1, r1, #5
   13aa4:	cmp	r2, #0
   13aa8:	mov	r0, r2
   13aac:	movwne	r0, #1
   13ab0:	orrs	r0, r0, r1
   13ab4:	moveq	r2, r5
   13ab8:	moveq	r5, r0
   13abc:	cmp	r9, r5
   13ac0:	str	r2, [sp, #56]	; 0x38
   13ac4:	movcc	r0, #39	; 0x27
   13ac8:	strbcc	r0, [ip, r9]
   13acc:	add	r0, r9, #1
   13ad0:	cmp	r0, r5
   13ad4:	movcc	r1, #92	; 0x5c
   13ad8:	strbcc	r1, [ip, r0]
   13adc:	add	r0, r9, #2
   13ae0:	add	r9, r9, #3
   13ae4:	cmp	r0, r5
   13ae8:	movcc	r1, #39	; 0x27
   13aec:	strbcc	r1, [ip, r0]
   13af0:	mov	r0, #0
   13af4:	str	r0, [fp, #-52]	; 0xffffffcc
   13af8:	mov	r0, #0
   13afc:	str	r0, [fp, #-56]	; 0xffffffc8
   13b00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13b04:	tst	r0, #1
   13b08:	beq	13858 <__lxstat64@plt+0x28b4>
   13b0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13b10:	mov	r1, r8
   13b14:	cmp	r0, #0
   13b18:	mov	r0, r6
   13b1c:	beq	13be0 <__lxstat64@plt+0x2c3c>
   13b20:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13b24:	tst	r2, #1
   13b28:	bne	14288 <__lxstat64@plt+0x32e4>
   13b2c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13b30:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13b34:	subs	r2, r2, #2
   13b38:	movwne	r2, #1
   13b3c:	orr	r2, r2, r3
   13b40:	tst	r2, #1
   13b44:	bne	13b80 <__lxstat64@plt+0x2bdc>
   13b48:	cmp	r9, r5
   13b4c:	movcc	r2, #39	; 0x27
   13b50:	strbcc	r2, [ip, r9]
   13b54:	add	r2, r9, #1
   13b58:	cmp	r2, r5
   13b5c:	movcc	r3, #36	; 0x24
   13b60:	strbcc	r3, [ip, r2]
   13b64:	add	r2, r9, #2
   13b68:	add	r9, r9, #3
   13b6c:	cmp	r2, r5
   13b70:	movcc	r3, #39	; 0x27
   13b74:	strbcc	r3, [ip, r2]
   13b78:	mov	r2, #1
   13b7c:	str	r2, [fp, #-52]	; 0xffffffcc
   13b80:	cmp	r9, r5
   13b84:	movcc	r2, #92	; 0x5c
   13b88:	strbcc	r2, [ip, r9]
   13b8c:	add	r9, r9, #1
   13b90:	b	13c28 <__lxstat64@plt+0x2c84>
   13b94:	ldr	r0, [sp, #40]	; 0x28
   13b98:	cmp	r0, #1
   13b9c:	bne	13c9c <__lxstat64@plt+0x2cf8>
   13ba0:	bl	10e9c <__ctype_b_loc@plt>
   13ba4:	ldr	r0, [r0]
   13ba8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13bac:	mov	r1, #1
   13bb0:	add	r0, r0, r6, lsl #1
   13bb4:	ldrb	r0, [r0, #1]
   13bb8:	ubfx	r8, r0, #6, #1
   13bbc:	b	13ff4 <__lxstat64@plt+0x3050>
   13bc0:	ldr	r1, [sp, #48]	; 0x30
   13bc4:	mov	r0, #0
   13bc8:	str	r0, [fp, #-56]	; 0xffffffc8
   13bcc:	mov	r0, #92	; 0x5c
   13bd0:	cmp	r1, #0
   13bd4:	beq	13c48 <__lxstat64@plt+0x2ca4>
   13bd8:	mov	r6, #92	; 0x5c
   13bdc:	mov	r8, #0
   13be0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13be4:	cmp	r0, #0
   13be8:	bne	13c20 <__lxstat64@plt+0x2c7c>
   13bec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13bf0:	tst	r0, #1
   13bf4:	beq	13c20 <__lxstat64@plt+0x2c7c>
   13bf8:	cmp	r9, r5
   13bfc:	movcc	r0, #39	; 0x27
   13c00:	strbcc	r0, [ip, r9]
   13c04:	add	r0, r9, #1
   13c08:	add	r9, r9, #2
   13c0c:	cmp	r0, r5
   13c10:	movcc	r1, #39	; 0x27
   13c14:	strbcc	r1, [ip, r0]
   13c18:	mov	r0, #0
   13c1c:	str	r0, [fp, #-52]	; 0xffffffcc
   13c20:	mov	r1, r8
   13c24:	mov	r0, r6
   13c28:	cmp	r9, r5
   13c2c:	and	r4, r4, r1
   13c30:	strbcc	r0, [ip, r9]
   13c34:	add	r9, r9, #1
   13c38:	add	sl, sl, #1
   13c3c:	cmn	r7, #1
   13c40:	bne	13538 <__lxstat64@plt+0x2594>
   13c44:	b	13544 <__lxstat64@plt+0x25a0>
   13c48:	mov	r1, #0
   13c4c:	mov	r8, #0
   13c50:	str	r1, [fp, #-56]	; 0xffffffc8
   13c54:	ldr	r1, [sp, #88]	; 0x58
   13c58:	tst	r1, #1
   13c5c:	mov	r1, #0
   13c60:	beq	1384c <__lxstat64@plt+0x28a8>
   13c64:	b	13b20 <__lxstat64@plt+0x2b7c>
   13c68:	ldr	r0, [sp, #36]	; 0x24
   13c6c:	mov	r6, #0
   13c70:	mov	r8, #0
   13c74:	cmp	r0, #0
   13c78:	mov	r0, #0
   13c7c:	str	r0, [fp, #-56]	; 0xffffffc8
   13c80:	bne	13c38 <__lxstat64@plt+0x2c94>
   13c84:	b	1384c <__lxstat64@plt+0x28a8>
   13c88:	mov	r8, #1
   13c8c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13c90:	tst	r0, #1
   13c94:	beq	13858 <__lxstat64@plt+0x28b4>
   13c98:	b	13b0c <__lxstat64@plt+0x2b68>
   13c9c:	mov	r0, #0
   13ca0:	cmn	r7, #1
   13ca4:	str	r0, [fp, #-36]	; 0xffffffdc
   13ca8:	str	r0, [fp, #-40]	; 0xffffffd8
   13cac:	bne	13cc0 <__lxstat64@plt+0x2d1c>
   13cb0:	mov	r0, lr
   13cb4:	bl	10ec0 <strlen@plt>
   13cb8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13cbc:	mov	r7, r0
   13cc0:	ldr	r0, [sp, #44]	; 0x2c
   13cc4:	str	r4, [sp, #84]	; 0x54
   13cc8:	str	r5, [sp, #28]
   13ccc:	cmp	r0, #0
   13cd0:	beq	13f24 <__lxstat64@plt+0x2f80>
   13cd4:	ldr	r0, [sp, #80]	; 0x50
   13cd8:	mov	r8, #1
   13cdc:	mov	r5, #0
   13ce0:	add	r0, r0, sl
   13ce4:	str	r0, [sp, #24]
   13ce8:	sub	r0, fp, #40	; 0x28
   13cec:	mov	r3, r0
   13cf0:	b	13d2c <__lxstat64@plt+0x2d88>
   13cf4:	ldr	r5, [sp, #68]	; 0x44
   13cf8:	add	r5, r0, r5
   13cfc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d00:	bl	10e00 <iswprint@plt>
   13d04:	cmp	r0, #0
   13d08:	sub	r4, fp, #40	; 0x28
   13d0c:	movwne	r0, #1
   13d10:	and	r8, r8, r0
   13d14:	mov	r0, r4
   13d18:	bl	10dc4 <mbsinit@plt>
   13d1c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13d20:	mov	r3, r4
   13d24:	cmp	r0, #0
   13d28:	bne	13fe8 <__lxstat64@plt+0x3044>
   13d2c:	str	r5, [sp, #68]	; 0x44
   13d30:	add	r5, r5, sl
   13d34:	sub	r0, fp, #44	; 0x2c
   13d38:	add	r1, lr, r5
   13d3c:	sub	r2, r7, r5
   13d40:	bl	15c24 <__lxstat64@plt+0x4c80>
   13d44:	cmn	r0, #2
   13d48:	beq	13fa8 <__lxstat64@plt+0x3004>
   13d4c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d50:	cmn	r0, #1
   13d54:	beq	13f9c <__lxstat64@plt+0x2ff8>
   13d58:	cmp	r0, #0
   13d5c:	beq	13fa0 <__lxstat64@plt+0x2ffc>
   13d60:	cmp	r0, #2
   13d64:	bcc	13cf4 <__lxstat64@plt+0x2d50>
   13d68:	ldr	r1, [sp, #68]	; 0x44
   13d6c:	ldr	r2, [sp, #24]
   13d70:	add	r1, r2, r1
   13d74:	sub	r2, r0, #1
   13d78:	ldrb	r3, [r1]
   13d7c:	sub	r3, r3, #91	; 0x5b
   13d80:	cmp	r3, #33	; 0x21
   13d84:	bls	13da4 <__lxstat64@plt+0x2e00>
   13d88:	add	r1, r1, #1
   13d8c:	subs	r2, r2, #1
   13d90:	beq	13cf4 <__lxstat64@plt+0x2d50>
   13d94:	ldrb	r3, [r1]
   13d98:	sub	r3, r3, #91	; 0x5b
   13d9c:	cmp	r3, #33	; 0x21
   13da0:	bhi	13d88 <__lxstat64@plt+0x2de4>
   13da4:	add	r5, pc, #0
   13da8:	ldr	pc, [r5, r3, lsl #2]
   13dac:	andeq	r4, r1, r0, asr #5
   13db0:	andeq	r4, r1, r0, asr #5
   13db4:	andeq	r3, r1, r8, lsl #27
   13db8:	andeq	r4, r1, r0, asr #5
   13dbc:	andeq	r3, r1, r8, lsl #27
   13dc0:	andeq	r4, r1, r0, asr #5
   13dc4:	andeq	r3, r1, r8, lsl #27
   13dc8:	andeq	r3, r1, r8, lsl #27
   13dcc:	andeq	r3, r1, r8, lsl #27
   13dd0:	andeq	r3, r1, r8, lsl #27
   13dd4:	andeq	r3, r1, r8, lsl #27
   13dd8:	andeq	r3, r1, r8, lsl #27
   13ddc:	andeq	r3, r1, r8, lsl #27
   13de0:	andeq	r3, r1, r8, lsl #27
   13de4:	andeq	r3, r1, r8, lsl #27
   13de8:	andeq	r3, r1, r8, lsl #27
   13dec:	andeq	r3, r1, r8, lsl #27
   13df0:	andeq	r3, r1, r8, lsl #27
   13df4:	andeq	r3, r1, r8, lsl #27
   13df8:	andeq	r3, r1, r8, lsl #27
   13dfc:	andeq	r3, r1, r8, lsl #27
   13e00:	andeq	r3, r1, r8, lsl #27
   13e04:	andeq	r3, r1, r8, lsl #27
   13e08:	andeq	r3, r1, r8, lsl #27
   13e0c:	andeq	r3, r1, r8, lsl #27
   13e10:	andeq	r3, r1, r8, lsl #27
   13e14:	andeq	r3, r1, r8, lsl #27
   13e18:	andeq	r3, r1, r8, lsl #27
   13e1c:	andeq	r3, r1, r8, lsl #27
   13e20:	andeq	r3, r1, r8, lsl #27
   13e24:	andeq	r3, r1, r8, lsl #27
   13e28:	andeq	r3, r1, r8, lsl #27
   13e2c:	andeq	r3, r1, r8, lsl #27
   13e30:	andeq	r4, r1, r0, asr #5
   13e34:	mov	r9, r0
   13e38:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13e3c:	tst	r0, #1
   13e40:	beq	13858 <__lxstat64@plt+0x28b4>
   13e44:	b	13b0c <__lxstat64@plt+0x2b68>
   13e48:	mov	r0, #0
   13e4c:	str	r0, [fp, #-56]	; 0xffffffc8
   13e50:	ldr	r0, [sp, #32]
   13e54:	cmp	r0, #0
   13e58:	beq	13f10 <__lxstat64@plt+0x2f6c>
   13e5c:	add	r0, sl, #2
   13e60:	mov	r1, r7
   13e64:	cmp	r0, r7
   13e68:	bcs	13f10 <__lxstat64@plt+0x2f6c>
   13e6c:	add	r1, sl, lr
   13e70:	ldrb	r1, [r1, #1]
   13e74:	cmp	r1, #63	; 0x3f
   13e78:	bne	13f10 <__lxstat64@plt+0x2f6c>
   13e7c:	ldrb	r8, [lr, r0]
   13e80:	sub	r2, r8, #33	; 0x21
   13e84:	cmp	r2, #29
   13e88:	bhi	13f10 <__lxstat64@plt+0x2f6c>
   13e8c:	mov	r1, r4
   13e90:	movw	r4, #20929	; 0x51c1
   13e94:	mov	r3, #1
   13e98:	movt	r4, #14336	; 0x3800
   13e9c:	tst	r4, r3, lsl r2
   13ea0:	beq	141cc <__lxstat64@plt+0x3228>
   13ea4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13ea8:	tst	r2, #1
   13eac:	bne	14288 <__lxstat64@plt+0x32e4>
   13eb0:	cmp	r9, r5
   13eb4:	mov	r6, r8
   13eb8:	mov	r4, r1
   13ebc:	mov	sl, r0
   13ec0:	mov	r8, #0
   13ec4:	movcc	r2, #63	; 0x3f
   13ec8:	strbcc	r2, [ip, r9]
   13ecc:	add	r2, r9, #1
   13ed0:	cmp	r2, r5
   13ed4:	movcc	r3, #34	; 0x22
   13ed8:	strbcc	r3, [ip, r2]
   13edc:	add	r2, r9, #2
   13ee0:	cmp	r2, r5
   13ee4:	movcc	r3, #34	; 0x22
   13ee8:	strbcc	r3, [ip, r2]
   13eec:	add	r2, r9, #3
   13ef0:	add	r9, r9, #4
   13ef4:	cmp	r2, r5
   13ef8:	movcc	r3, #63	; 0x3f
   13efc:	strbcc	r3, [ip, r2]
   13f00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13f04:	tst	r0, #1
   13f08:	beq	13858 <__lxstat64@plt+0x28b4>
   13f0c:	b	13b0c <__lxstat64@plt+0x2b68>
   13f10:	mov	r8, #0
   13f14:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13f18:	tst	r0, #1
   13f1c:	beq	13858 <__lxstat64@plt+0x28b4>
   13f20:	b	13b0c <__lxstat64@plt+0x2b68>
   13f24:	mov	r8, #1
   13f28:	mov	r5, #0
   13f2c:	sub	r4, fp, #40	; 0x28
   13f30:	str	r5, [sp, #68]	; 0x44
   13f34:	add	r5, r5, sl
   13f38:	sub	r0, fp, #44	; 0x2c
   13f3c:	mov	r3, r4
   13f40:	add	r1, lr, r5
   13f44:	sub	r2, r7, r5
   13f48:	bl	15c24 <__lxstat64@plt+0x4c80>
   13f4c:	cmn	r0, #2
   13f50:	beq	13fa8 <__lxstat64@plt+0x3004>
   13f54:	cmn	r0, #1
   13f58:	beq	13f9c <__lxstat64@plt+0x2ff8>
   13f5c:	ldr	r5, [sp, #68]	; 0x44
   13f60:	cmp	r0, #0
   13f64:	beq	13fe4 <__lxstat64@plt+0x3040>
   13f68:	add	r5, r0, r5
   13f6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f70:	bl	10e00 <iswprint@plt>
   13f74:	cmp	r0, #0
   13f78:	sub	r4, fp, #40	; 0x28
   13f7c:	movwne	r0, #1
   13f80:	and	r8, r8, r0
   13f84:	mov	r0, r4
   13f88:	bl	10dc4 <mbsinit@plt>
   13f8c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13f90:	cmp	r0, #0
   13f94:	beq	13f30 <__lxstat64@plt+0x2f8c>
   13f98:	b	13fe8 <__lxstat64@plt+0x3044>
   13f9c:	mov	r8, #0
   13fa0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13fa4:	b	13fdc <__lxstat64@plt+0x3038>
   13fa8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13fac:	mov	r8, #0
   13fb0:	cmp	r5, r7
   13fb4:	bcs	13fdc <__lxstat64@plt+0x3038>
   13fb8:	ldrb	r0, [lr, r5]
   13fbc:	cmp	r0, #0
   13fc0:	beq	13fdc <__lxstat64@plt+0x3038>
   13fc4:	ldr	r0, [sp, #68]	; 0x44
   13fc8:	add	r0, r0, #1
   13fcc:	add	r5, r0, sl
   13fd0:	str	r0, [sp, #68]	; 0x44
   13fd4:	cmp	r5, r7
   13fd8:	bcc	13fb8 <__lxstat64@plt+0x3014>
   13fdc:	ldr	r5, [sp, #68]	; 0x44
   13fe0:	b	13fe8 <__lxstat64@plt+0x3044>
   13fe4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13fe8:	mov	r1, r5
   13fec:	ldr	r5, [sp, #28]
   13ff0:	ldr	r4, [sp, #84]	; 0x54
   13ff4:	ldr	r0, [sp, #52]	; 0x34
   13ff8:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ffc:	cmp	r1, #1
   14000:	orr	r2, r8, r0
   14004:	mov	r0, r1
   14008:	bhi	14014 <__lxstat64@plt+0x3070>
   1400c:	tst	r2, #1
   14010:	bne	1384c <__lxstat64@plt+0x28a8>
   14014:	add	r0, r0, sl
   14018:	str	r2, [sp, #84]	; 0x54
   1401c:	str	r0, [fp, #-56]	; 0xffffffc8
   14020:	mov	r0, #0
   14024:	tst	r2, #1
   14028:	bne	14108 <__lxstat64@plt+0x3164>
   1402c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   14030:	tst	r1, #1
   14034:	bne	14288 <__lxstat64@plt+0x32e4>
   14038:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1403c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14040:	subs	r2, r1, #2
   14044:	movwne	r2, #1
   14048:	orr	r2, r2, r0
   1404c:	tst	r2, #1
   14050:	bne	1408c <__lxstat64@plt+0x30e8>
   14054:	cmp	r9, r5
   14058:	add	r2, r9, #1
   1405c:	mov	r0, #1
   14060:	movcc	r1, #39	; 0x27
   14064:	str	r0, [fp, #-52]	; 0xffffffcc
   14068:	strbcc	r1, [ip, r9]
   1406c:	cmp	r2, r5
   14070:	movcc	r1, #36	; 0x24
   14074:	strbcc	r1, [ip, r2]
   14078:	add	r2, r9, #2
   1407c:	add	r9, r9, #3
   14080:	cmp	r2, r5
   14084:	movcc	r1, #39	; 0x27
   14088:	strbcc	r1, [ip, r2]
   1408c:	cmp	r9, r5
   14090:	add	r2, r9, #1
   14094:	movcc	r1, #92	; 0x5c
   14098:	strbcc	r1, [ip, r9]
   1409c:	cmp	r2, r5
   140a0:	bcs	140b4 <__lxstat64@plt+0x3110>
   140a4:	uxtb	r3, r6
   140a8:	mov	r1, #48	; 0x30
   140ac:	orr	r3, r1, r3, lsr #6
   140b0:	strb	r3, [ip, r2]
   140b4:	add	r2, r9, #2
   140b8:	add	r9, r9, #3
   140bc:	cmp	r2, r5
   140c0:	lsrcc	r3, r6, #3
   140c4:	movcc	r1, #6
   140c8:	bficc	r3, r1, #3, #29
   140cc:	mov	r1, #6
   140d0:	bfi	r6, r1, #3, #29
   140d4:	strbcc	r3, [ip, r2]
   140d8:	mov	r2, #1
   140dc:	b	1413c <__lxstat64@plt+0x3198>
   140e0:	ldr	r1, [sp, #80]	; 0x50
   140e4:	cmp	r9, r2
   140e8:	mov	r5, r2
   140ec:	ldr	r2, [sp, #84]	; 0x54
   140f0:	strbcc	r6, [ip, r9]
   140f4:	add	r9, r9, #1
   140f8:	ldrb	r6, [r1, sl]
   140fc:	mov	sl, r3
   14100:	tst	r2, #1
   14104:	beq	1402c <__lxstat64@plt+0x3088>
   14108:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1410c:	tst	r1, #1
   14110:	beq	14130 <__lxstat64@plt+0x318c>
   14114:	cmp	r9, r5
   14118:	mov	r2, r0
   1411c:	movcc	r1, #92	; 0x5c
   14120:	strbcc	r1, [ip, r9]
   14124:	add	r9, r9, #1
   14128:	mov	r1, #0
   1412c:	b	14138 <__lxstat64@plt+0x3194>
   14130:	mov	r1, #0
   14134:	mov	r2, r0
   14138:	str	r1, [fp, #-48]	; 0xffffffd0
   1413c:	mov	r0, r2
   14140:	and	r1, r2, #1
   14144:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14148:	add	r3, sl, #1
   1414c:	cmp	r2, r3
   14150:	bls	141b0 <__lxstat64@plt+0x320c>
   14154:	mov	r2, r5
   14158:	ldr	r5, [fp, #-52]	; 0xffffffcc
   1415c:	cmp	r1, #0
   14160:	movwne	r1, #1
   14164:	mvn	r5, r5
   14168:	orr	r5, r5, r1
   1416c:	tst	r5, #1
   14170:	bne	140e0 <__lxstat64@plt+0x313c>
   14174:	cmp	r9, r2
   14178:	movcc	r5, r4
   1417c:	movcc	r4, #39	; 0x27
   14180:	strbcc	r4, [ip, r9]
   14184:	movcc	r4, r5
   14188:	add	r5, r9, #1
   1418c:	add	r9, r9, #2
   14190:	cmp	r5, r2
   14194:	movcc	r1, r4
   14198:	movcc	r4, #39	; 0x27
   1419c:	strbcc	r4, [ip, r5]
   141a0:	movcc	r4, r1
   141a4:	mov	r1, #0
   141a8:	str	r1, [fp, #-52]	; 0xffffffcc
   141ac:	b	140e0 <__lxstat64@plt+0x313c>
   141b0:	cmp	r1, #0
   141b4:	movwne	r1, #1
   141b8:	str	r1, [fp, #-56]	; 0xffffffc8
   141bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   141c0:	cmp	r0, #0
   141c4:	beq	13bec <__lxstat64@plt+0x2c48>
   141c8:	b	13c20 <__lxstat64@plt+0x2c7c>
   141cc:	mov	r8, #0
   141d0:	mov	r4, r1
   141d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   141d8:	tst	r0, #1
   141dc:	beq	13858 <__lxstat64@plt+0x28b4>
   141e0:	b	13b0c <__lxstat64@plt+0x2b68>
   141e4:	mov	r7, sl
   141e8:	b	141f0 <__lxstat64@plt+0x324c>
   141ec:	mvn	r7, #0
   141f0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   141f4:	ldr	r3, [fp, #-76]	; 0xffffffb4
   141f8:	ldr	r2, [sp, #88]	; 0x58
   141fc:	eor	r0, r1, #2
   14200:	orr	r0, r0, r9
   14204:	clz	r0, r0
   14208:	lsr	r0, r0, #5
   1420c:	tst	r3, r0
   14210:	bne	14288 <__lxstat64@plt+0x32e4>
   14214:	subs	r0, r1, #2
   14218:	movwne	r0, #1
   1421c:	orr	r0, r3, r0
   14220:	tst	r0, #1
   14224:	ldreq	r0, [sp, #60]	; 0x3c
   14228:	eoreq	r0, r0, #1
   1422c:	tsteq	r0, #1
   14230:	bne	14364 <__lxstat64@plt+0x33c0>
   14234:	tst	r4, #1
   14238:	bne	14328 <__lxstat64@plt+0x3384>
   1423c:	ldr	r6, [sp, #56]	; 0x38
   14240:	mov	r8, #0
   14244:	cmp	r6, #0
   14248:	beq	14360 <__lxstat64@plt+0x33bc>
   1424c:	mov	r1, #0
   14250:	mov	r4, #2
   14254:	cmp	r5, #0
   14258:	mov	r0, r2
   1425c:	mov	r3, #0
   14260:	str	r1, [sp, #84]	; 0x54
   14264:	beq	130ac <__lxstat64@plt+0x2108>
   14268:	b	14364 <__lxstat64@plt+0x33c0>
   1426c:	movw	r0, #28663	; 0x6ff7
   14270:	movt	r0, #1
   14274:	str	r0, [sp, #76]	; 0x4c
   14278:	mov	r9, #0
   1427c:	tst	r8, #1
   14280:	beq	13344 <__lxstat64@plt+0x23a0>
   14284:	b	13484 <__lxstat64@plt+0x24e0>
   14288:	ldr	r1, [sp, #88]	; 0x58
   1428c:	mov	r0, #2
   14290:	tst	r1, #1
   14294:	movwne	r0, #4
   14298:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1429c:	ldr	r1, [fp, #12]
   142a0:	cmp	r2, #2
   142a4:	moveq	r2, r0
   142a8:	b	142e0 <__lxstat64@plt+0x333c>
   142ac:	ldr	ip, [fp, #-84]	; 0xffffffac
   142b0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   142b4:	ldr	r1, [fp, #12]
   142b8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   142bc:	b	142e0 <__lxstat64@plt+0x333c>
   142c0:	ldr	r1, [sp, #88]	; 0x58
   142c4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   142c8:	ldr	r5, [sp, #28]
   142cc:	mov	r0, #2
   142d0:	tst	r1, #1
   142d4:	ldr	r1, [fp, #12]
   142d8:	movwne	r0, #4
   142dc:	mov	r2, r0
   142e0:	mov	r0, #0
   142e4:	bic	r1, r1, #2
   142e8:	str	r2, [sp]
   142ec:	mov	r2, lr
   142f0:	str	r0, [sp, #8]
   142f4:	ldr	r0, [sp, #72]	; 0x48
   142f8:	str	r1, [sp, #4]
   142fc:	mov	r1, r5
   14300:	str	r0, [sp, #12]
   14304:	ldr	r0, [sp, #76]	; 0x4c
   14308:	str	r0, [sp, #16]
   1430c:	mov	r0, ip
   14310:	mov	r3, r7
   14314:	bl	13020 <__lxstat64@plt+0x207c>
   14318:	mov	r9, r0
   1431c:	mov	r0, r9
   14320:	sub	sp, fp, #28
   14324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14328:	mov	r0, #5
   1432c:	ldr	r1, [sp, #56]	; 0x38
   14330:	ldr	r2, [fp, #-80]	; 0xffffffb0
   14334:	str	r0, [sp]
   14338:	ldr	r0, [fp, #12]
   1433c:	str	r0, [sp, #4]
   14340:	ldr	r0, [fp, #16]
   14344:	str	r0, [sp, #8]
   14348:	ldr	r0, [sp, #72]	; 0x48
   1434c:	str	r0, [sp, #12]
   14350:	ldr	r0, [sp, #76]	; 0x4c
   14354:	str	r0, [sp, #16]
   14358:	ldr	r0, [fp, #-84]	; 0xffffffac
   1435c:	b	14310 <__lxstat64@plt+0x336c>
   14360:	mov	r3, #0
   14364:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14368:	cmp	r1, #0
   1436c:	beq	143a8 <__lxstat64@plt+0x3404>
   14370:	ldr	r2, [fp, #-84]	; 0xffffffac
   14374:	tst	r3, #1
   14378:	bne	143ac <__lxstat64@plt+0x3408>
   1437c:	ldrb	r0, [r1]
   14380:	cmp	r0, #0
   14384:	beq	143ac <__lxstat64@plt+0x3408>
   14388:	add	r1, r1, #1
   1438c:	cmp	r9, r5
   14390:	strbcc	r0, [r2, r9]
   14394:	add	r9, r9, #1
   14398:	ldrb	r0, [r1], #1
   1439c:	cmp	r0, #0
   143a0:	bne	1438c <__lxstat64@plt+0x33e8>
   143a4:	b	143ac <__lxstat64@plt+0x3408>
   143a8:	ldr	r2, [fp, #-84]	; 0xffffffac
   143ac:	cmp	r9, r5
   143b0:	movcc	r0, #0
   143b4:	strbcc	r0, [r2, r9]
   143b8:	mov	r0, r9
   143bc:	sub	sp, fp, #28
   143c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143c4:	mov	r0, #4
   143c8:	b	14298 <__lxstat64@plt+0x32f4>
   143cc:	bl	10f98 <abort@plt>
   143d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143d4:	add	fp, sp, #28
   143d8:	sub	sp, sp, #28
   143dc:	movw	r5, #33112	; 0x8158
   143e0:	cmp	r2, #0
   143e4:	mov	r4, r1
   143e8:	mov	r7, r0
   143ec:	str	r0, [sp, #20]
   143f0:	movt	r5, #2
   143f4:	movne	r5, r2
   143f8:	bl	10ecc <__errno_location@plt>
   143fc:	mov	sl, r0
   14400:	ldr	r2, [r5, #40]	; 0x28
   14404:	ldr	r3, [r5, #44]	; 0x2c
   14408:	ldm	r5, {r0, r1}
   1440c:	orr	r8, r1, #1
   14410:	add	r9, r5, #8
   14414:	mov	r1, #0
   14418:	ldr	r6, [sl]
   1441c:	stm	sp, {r0, r8, r9}
   14420:	mov	r0, #0
   14424:	str	r2, [sp, #12]
   14428:	str	r3, [sp, #16]
   1442c:	mov	r2, r7
   14430:	mov	r3, r4
   14434:	str	r6, [sp, #24]
   14438:	mov	r6, r4
   1443c:	bl	13020 <__lxstat64@plt+0x207c>
   14440:	add	r7, r0, #1
   14444:	mov	r0, r7
   14448:	bl	1520c <__lxstat64@plt+0x4268>
   1444c:	mov	r4, r0
   14450:	ldr	r0, [r5]
   14454:	ldr	r2, [r5, #44]	; 0x2c
   14458:	ldr	r1, [r5, #40]	; 0x28
   1445c:	mov	r3, r6
   14460:	stm	sp, {r0, r8, r9}
   14464:	str	r2, [sp, #16]
   14468:	ldr	r2, [sp, #20]
   1446c:	str	r1, [sp, #12]
   14470:	mov	r0, r4
   14474:	mov	r1, r7
   14478:	bl	13020 <__lxstat64@plt+0x207c>
   1447c:	ldr	r0, [sp, #24]
   14480:	str	r0, [sl]
   14484:	mov	r0, r4
   14488:	sub	sp, fp, #28
   1448c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14494:	add	fp, sp, #28
   14498:	sub	sp, sp, #36	; 0x24
   1449c:	movw	r8, #33112	; 0x8158
   144a0:	cmp	r3, #0
   144a4:	mov	r4, r2
   144a8:	str	r2, [sp, #24]
   144ac:	mov	r5, r1
   144b0:	mov	r6, r0
   144b4:	str	r0, [sp, #20]
   144b8:	movt	r8, #2
   144bc:	movne	r8, r3
   144c0:	bl	10ecc <__errno_location@plt>
   144c4:	str	r0, [sp, #28]
   144c8:	ldr	r1, [r8, #40]	; 0x28
   144cc:	ldr	r2, [r8, #44]	; 0x2c
   144d0:	ldr	r7, [r0]
   144d4:	cmp	r4, #0
   144d8:	add	sl, r8, #8
   144dc:	mov	r0, #0
   144e0:	ldm	r8, {r3, r9}
   144e4:	orreq	r9, r9, #1
   144e8:	stm	sp, {r3, r9, sl}
   144ec:	str	r1, [sp, #12]
   144f0:	str	r2, [sp, #16]
   144f4:	mov	r1, #0
   144f8:	mov	r2, r6
   144fc:	mov	r3, r5
   14500:	str	r7, [sp, #32]
   14504:	mov	r7, r5
   14508:	bl	13020 <__lxstat64@plt+0x207c>
   1450c:	add	r4, r0, #1
   14510:	mov	r5, r0
   14514:	mov	r0, r4
   14518:	bl	1520c <__lxstat64@plt+0x4268>
   1451c:	mov	r6, r0
   14520:	ldr	r0, [r8]
   14524:	ldr	r2, [r8, #44]	; 0x2c
   14528:	ldr	r1, [r8, #40]	; 0x28
   1452c:	mov	r3, r7
   14530:	stm	sp, {r0, r9, sl}
   14534:	str	r2, [sp, #16]
   14538:	ldr	r2, [sp, #20]
   1453c:	str	r1, [sp, #12]
   14540:	mov	r0, r6
   14544:	mov	r1, r4
   14548:	bl	13020 <__lxstat64@plt+0x207c>
   1454c:	ldr	r0, [sp, #24]
   14550:	ldr	r1, [sp, #32]
   14554:	ldr	r2, [sp, #28]
   14558:	cmp	r0, #0
   1455c:	str	r1, [r2]
   14560:	strne	r5, [r0]
   14564:	mov	r0, r6
   14568:	sub	sp, fp, #28
   1456c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14570:	push	{r4, r5, r6, r7, fp, lr}
   14574:	add	fp, sp, #16
   14578:	movw	r4, #33048	; 0x8118
   1457c:	movt	r4, #2
   14580:	ldrd	r6, [r4]
   14584:	cmp	r7, #2
   14588:	blt	145b4 <__lxstat64@plt+0x3610>
   1458c:	add	r5, r6, #12
   14590:	mov	r7, #0
   14594:	ldr	r0, [r5, r7, lsl #3]
   14598:	bl	15b1c <__lxstat64@plt+0x4b78>
   1459c:	ldr	r1, [r4, #4]
   145a0:	add	r2, r7, #2
   145a4:	add	r0, r7, #1
   145a8:	mov	r7, r0
   145ac:	cmp	r2, r1
   145b0:	blt	14594 <__lxstat64@plt+0x35f0>
   145b4:	ldr	r0, [r6, #4]
   145b8:	movw	r5, #33160	; 0x8188
   145bc:	movt	r5, #2
   145c0:	cmp	r0, r5
   145c4:	beq	145d8 <__lxstat64@plt+0x3634>
   145c8:	bl	15b1c <__lxstat64@plt+0x4b78>
   145cc:	mov	r0, #256	; 0x100
   145d0:	str	r0, [r4, #8]
   145d4:	str	r5, [r4, #12]
   145d8:	add	r5, r4, #8
   145dc:	cmp	r6, r5
   145e0:	beq	145f0 <__lxstat64@plt+0x364c>
   145e4:	mov	r0, r6
   145e8:	bl	15b1c <__lxstat64@plt+0x4b78>
   145ec:	str	r5, [r4]
   145f0:	mov	r0, #1
   145f4:	str	r0, [r4, #4]
   145f8:	pop	{r4, r5, r6, r7, fp, pc}
   145fc:	movw	r3, #33112	; 0x8158
   14600:	mvn	r2, #0
   14604:	movt	r3, #2
   14608:	b	1460c <__lxstat64@plt+0x3668>
   1460c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14610:	add	fp, sp, #28
   14614:	sub	sp, sp, #44	; 0x2c
   14618:	mov	r7, r3
   1461c:	str	r2, [sp, #36]	; 0x24
   14620:	str	r1, [sp, #32]
   14624:	mov	r5, r0
   14628:	bl	10ecc <__errno_location@plt>
   1462c:	cmp	r5, #0
   14630:	bmi	14798 <__lxstat64@plt+0x37f4>
   14634:	cmn	r5, #-2147483647	; 0x80000001
   14638:	beq	14798 <__lxstat64@plt+0x37f4>
   1463c:	movw	r8, #33048	; 0x8118
   14640:	mov	r4, r0
   14644:	ldr	r0, [r0]
   14648:	movt	r8, #2
   1464c:	str	r4, [sp, #28]
   14650:	ldr	r1, [r8, #4]
   14654:	ldr	r6, [r8]
   14658:	str	r0, [sp, #24]
   1465c:	cmp	r1, r5
   14660:	ble	1466c <__lxstat64@plt+0x36c8>
   14664:	mov	sl, r6
   14668:	b	146d4 <__lxstat64@plt+0x3730>
   1466c:	mov	r0, #8
   14670:	add	r9, r8, #8
   14674:	str	r1, [fp, #-32]	; 0xffffffe0
   14678:	sub	r1, r5, r1
   1467c:	mvn	r3, #-2147483648	; 0x80000000
   14680:	str	r0, [sp]
   14684:	subs	r0, r6, r9
   14688:	add	r2, r1, #1
   1468c:	sub	r1, fp, #32
   14690:	movne	r0, r6
   14694:	bl	1540c <__lxstat64@plt+0x4468>
   14698:	mov	sl, r0
   1469c:	cmp	r6, r9
   146a0:	str	r0, [r8]
   146a4:	bne	146b0 <__lxstat64@plt+0x370c>
   146a8:	ldrd	r0, [r8, #8]
   146ac:	stm	sl, {r0, r1}
   146b0:	ldr	r1, [r8, #4]
   146b4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   146b8:	add	r0, sl, r1, lsl #3
   146bc:	sub	r1, r2, r1
   146c0:	lsl	r2, r1, #3
   146c4:	mov	r1, #0
   146c8:	bl	10ef0 <memset@plt>
   146cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   146d0:	str	r0, [r8, #4]
   146d4:	mov	r9, sl
   146d8:	ldm	r7, {r0, r1}
   146dc:	orr	r8, r1, #1
   146e0:	add	r1, r7, #8
   146e4:	ldr	r2, [r7, #40]	; 0x28
   146e8:	ldr	r3, [r7, #44]	; 0x2c
   146ec:	ldr	r6, [r9, r5, lsl #3]!
   146f0:	str	r1, [sp, #20]
   146f4:	ldr	r4, [r9, #4]!
   146f8:	stm	sp, {r0, r8}
   146fc:	add	r0, sp, #8
   14700:	stm	r0, {r1, r2, r3}
   14704:	ldr	r2, [sp, #32]
   14708:	ldr	r3, [sp, #36]	; 0x24
   1470c:	mov	r1, r6
   14710:	mov	r0, r4
   14714:	bl	13020 <__lxstat64@plt+0x207c>
   14718:	cmp	r6, r0
   1471c:	bhi	14780 <__lxstat64@plt+0x37dc>
   14720:	add	r6, r0, #1
   14724:	movw	r0, #33160	; 0x8188
   14728:	movt	r0, #2
   1472c:	str	r6, [sl, r5, lsl #3]
   14730:	cmp	r4, r0
   14734:	beq	14740 <__lxstat64@plt+0x379c>
   14738:	mov	r0, r4
   1473c:	bl	15b1c <__lxstat64@plt+0x4b78>
   14740:	mov	r0, r6
   14744:	bl	1520c <__lxstat64@plt+0x4268>
   14748:	str	r0, [r9]
   1474c:	mov	r4, r0
   14750:	add	r3, sp, #8
   14754:	ldr	r0, [r7]
   14758:	ldr	r1, [r7, #40]	; 0x28
   1475c:	ldr	r2, [r7, #44]	; 0x2c
   14760:	stm	sp, {r0, r8}
   14764:	ldr	r0, [sp, #20]
   14768:	stm	r3, {r0, r1, r2}
   1476c:	ldr	r2, [sp, #32]
   14770:	ldr	r3, [sp, #36]	; 0x24
   14774:	mov	r0, r4
   14778:	mov	r1, r6
   1477c:	bl	13020 <__lxstat64@plt+0x207c>
   14780:	ldr	r1, [sp, #24]
   14784:	ldr	r0, [sp, #28]
   14788:	str	r1, [r0]
   1478c:	mov	r0, r4
   14790:	sub	sp, fp, #28
   14794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14798:	bl	10f98 <abort@plt>
   1479c:	movw	r3, #33112	; 0x8158
   147a0:	movt	r3, #2
   147a4:	b	1460c <__lxstat64@plt+0x3668>
   147a8:	movw	r3, #33112	; 0x8158
   147ac:	mov	r1, r0
   147b0:	mov	r0, #0
   147b4:	mvn	r2, #0
   147b8:	movt	r3, #2
   147bc:	b	1460c <__lxstat64@plt+0x3668>
   147c0:	movw	r3, #33112	; 0x8158
   147c4:	mov	r2, r1
   147c8:	mov	r1, r0
   147cc:	mov	r0, #0
   147d0:	movt	r3, #2
   147d4:	b	1460c <__lxstat64@plt+0x3668>
   147d8:	push	{fp, lr}
   147dc:	mov	fp, sp
   147e0:	sub	sp, sp, #48	; 0x30
   147e4:	vmov.i32	q8, #0	; 0x00000000
   147e8:	mov	ip, #32
   147ec:	mov	r3, sp
   147f0:	mov	lr, r2
   147f4:	cmp	r1, #10
   147f8:	add	r2, r3, #16
   147fc:	vst1.64	{d16-d17}, [r3], ip
   14800:	vst1.64	{d16-d17}, [r2]
   14804:	vst1.64	{d16-d17}, [r3]
   14808:	beq	14828 <__lxstat64@plt+0x3884>
   1480c:	str	r1, [sp]
   14810:	mov	r3, sp
   14814:	mov	r1, lr
   14818:	mvn	r2, #0
   1481c:	bl	1460c <__lxstat64@plt+0x3668>
   14820:	mov	sp, fp
   14824:	pop	{fp, pc}
   14828:	bl	10f98 <abort@plt>
   1482c:	push	{r4, sl, fp, lr}
   14830:	add	fp, sp, #8
   14834:	sub	sp, sp, #48	; 0x30
   14838:	vmov.i32	q8, #0	; 0x00000000
   1483c:	mov	ip, r3
   14840:	mov	r3, sp
   14844:	mov	lr, #32
   14848:	cmp	r1, #10
   1484c:	add	r4, r3, #16
   14850:	vst1.64	{d16-d17}, [r3], lr
   14854:	vst1.64	{d16-d17}, [r4]
   14858:	vst1.64	{d16-d17}, [r3]
   1485c:	beq	1487c <__lxstat64@plt+0x38d8>
   14860:	str	r1, [sp]
   14864:	mov	r1, r2
   14868:	mov	r3, sp
   1486c:	mov	r2, ip
   14870:	bl	1460c <__lxstat64@plt+0x3668>
   14874:	sub	sp, fp, #8
   14878:	pop	{r4, sl, fp, pc}
   1487c:	bl	10f98 <abort@plt>
   14880:	push	{fp, lr}
   14884:	mov	fp, sp
   14888:	sub	sp, sp, #48	; 0x30
   1488c:	vmov.i32	q8, #0	; 0x00000000
   14890:	mov	r3, sp
   14894:	mov	ip, #32
   14898:	cmp	r0, #10
   1489c:	add	r2, r3, #16
   148a0:	vst1.64	{d16-d17}, [r3], ip
   148a4:	vst1.64	{d16-d17}, [r2]
   148a8:	vst1.64	{d16-d17}, [r3]
   148ac:	beq	148cc <__lxstat64@plt+0x3928>
   148b0:	str	r0, [sp]
   148b4:	mov	r3, sp
   148b8:	mov	r0, #0
   148bc:	mvn	r2, #0
   148c0:	bl	1460c <__lxstat64@plt+0x3668>
   148c4:	mov	sp, fp
   148c8:	pop	{fp, pc}
   148cc:	bl	10f98 <abort@plt>
   148d0:	push	{fp, lr}
   148d4:	mov	fp, sp
   148d8:	sub	sp, sp, #48	; 0x30
   148dc:	vmov.i32	q8, #0	; 0x00000000
   148e0:	mov	r3, sp
   148e4:	mov	ip, #32
   148e8:	cmp	r0, #10
   148ec:	add	lr, r3, #16
   148f0:	vst1.64	{d16-d17}, [r3], ip
   148f4:	vst1.64	{d16-d17}, [lr]
   148f8:	vst1.64	{d16-d17}, [r3]
   148fc:	beq	14918 <__lxstat64@plt+0x3974>
   14900:	str	r0, [sp]
   14904:	mov	r3, sp
   14908:	mov	r0, #0
   1490c:	bl	1460c <__lxstat64@plt+0x3668>
   14910:	mov	sp, fp
   14914:	pop	{fp, pc}
   14918:	bl	10f98 <abort@plt>
   1491c:	push	{r4, sl, fp, lr}
   14920:	add	fp, sp, #8
   14924:	sub	sp, sp, #48	; 0x30
   14928:	mov	lr, r0
   1492c:	movw	r0, #33112	; 0x8158
   14930:	mov	ip, r1
   14934:	mov	r1, #32
   14938:	mov	r4, #1
   1493c:	movt	r0, #2
   14940:	add	r3, r0, #16
   14944:	vld1.64	{d16-d17}, [r0], r1
   14948:	vld1.64	{d20-d21}, [r0]
   1494c:	vld1.64	{d18-d19}, [r3]
   14950:	mov	r3, sp
   14954:	add	r0, r3, #32
   14958:	add	r1, r3, #16
   1495c:	vst1.64	{d20-d21}, [r0]
   14960:	mov	r0, #28
   14964:	vst1.64	{d18-d19}, [r1]
   14968:	mov	r1, r3
   1496c:	and	r0, r0, r2, lsr #3
   14970:	and	r2, r2, #31
   14974:	vst1.64	{d16-d17}, [r1], r0
   14978:	ldr	r0, [r1, #8]
   1497c:	bic	r4, r4, r0, lsr r2
   14980:	eor	r0, r0, r4, lsl r2
   14984:	mov	r2, ip
   14988:	str	r0, [r1, #8]
   1498c:	mov	r0, #0
   14990:	mov	r1, lr
   14994:	bl	1460c <__lxstat64@plt+0x3668>
   14998:	sub	sp, fp, #8
   1499c:	pop	{r4, sl, fp, pc}
   149a0:	push	{fp, lr}
   149a4:	mov	fp, sp
   149a8:	sub	sp, sp, #48	; 0x30
   149ac:	mov	ip, r0
   149b0:	movw	r0, #33112	; 0x8158
   149b4:	mov	r2, #32
   149b8:	movt	r0, #2
   149bc:	add	r3, r0, #16
   149c0:	vld1.64	{d16-d17}, [r0], r2
   149c4:	vld1.64	{d20-d21}, [r0]
   149c8:	vld1.64	{d18-d19}, [r3]
   149cc:	mov	r3, sp
   149d0:	add	r0, r3, #32
   149d4:	add	r2, r3, #16
   149d8:	vst1.64	{d20-d21}, [r0]
   149dc:	mov	r0, #28
   149e0:	vst1.64	{d18-d19}, [r2]
   149e4:	mov	r2, r3
   149e8:	and	r0, r0, r1, lsr #3
   149ec:	and	r1, r1, #31
   149f0:	vst1.64	{d16-d17}, [r2], r0
   149f4:	mov	r0, #1
   149f8:	ldr	lr, [r2, #8]
   149fc:	bic	r0, r0, lr, lsr r1
   14a00:	eor	r0, lr, r0, lsl r1
   14a04:	mov	r1, ip
   14a08:	str	r0, [r2, #8]
   14a0c:	mov	r0, #0
   14a10:	mvn	r2, #0
   14a14:	bl	1460c <__lxstat64@plt+0x3668>
   14a18:	mov	sp, fp
   14a1c:	pop	{fp, pc}
   14a20:	push	{fp, lr}
   14a24:	mov	fp, sp
   14a28:	sub	sp, sp, #48	; 0x30
   14a2c:	mov	r1, r0
   14a30:	movw	r0, #33112	; 0x8158
   14a34:	mov	r3, #32
   14a38:	movt	r0, #2
   14a3c:	add	r2, r0, #16
   14a40:	vld1.64	{d16-d17}, [r0], r3
   14a44:	mov	r3, sp
   14a48:	vld1.64	{d18-d19}, [r2]
   14a4c:	vld1.64	{d20-d21}, [r0]
   14a50:	add	r2, r3, #16
   14a54:	add	r0, r3, #32
   14a58:	vst1.64	{d18-d19}, [r2]
   14a5c:	vst1.64	{d20-d21}, [r0]
   14a60:	mov	r0, #12
   14a64:	mov	r2, r3
   14a68:	vst1.64	{d16-d17}, [r2], r0
   14a6c:	ldr	r0, [r2]
   14a70:	orr	r0, r0, #67108864	; 0x4000000
   14a74:	str	r0, [r2]
   14a78:	mov	r0, #0
   14a7c:	mvn	r2, #0
   14a80:	bl	1460c <__lxstat64@plt+0x3668>
   14a84:	mov	sp, fp
   14a88:	pop	{fp, pc}
   14a8c:	push	{fp, lr}
   14a90:	mov	fp, sp
   14a94:	sub	sp, sp, #48	; 0x30
   14a98:	mov	ip, r1
   14a9c:	mov	r1, r0
   14aa0:	movw	r0, #33112	; 0x8158
   14aa4:	mov	r2, #32
   14aa8:	movt	r0, #2
   14aac:	add	r3, r0, #16
   14ab0:	vld1.64	{d16-d17}, [r0], r2
   14ab4:	vld1.64	{d18-d19}, [r3]
   14ab8:	vld1.64	{d20-d21}, [r0]
   14abc:	mov	r3, sp
   14ac0:	add	r2, r3, #16
   14ac4:	add	r0, r3, #32
   14ac8:	vst1.64	{d18-d19}, [r2]
   14acc:	vst1.64	{d20-d21}, [r0]
   14ad0:	mov	r0, #12
   14ad4:	mov	r2, r3
   14ad8:	vst1.64	{d16-d17}, [r2], r0
   14adc:	ldr	r0, [r2]
   14ae0:	orr	r0, r0, #67108864	; 0x4000000
   14ae4:	str	r0, [r2]
   14ae8:	mov	r0, #0
   14aec:	mov	r2, ip
   14af0:	bl	1460c <__lxstat64@plt+0x3668>
   14af4:	mov	sp, fp
   14af8:	pop	{fp, pc}
   14afc:	push	{r4, sl, fp, lr}
   14b00:	add	fp, sp, #8
   14b04:	sub	sp, sp, #96	; 0x60
   14b08:	vmov.i32	q8, #0	; 0x00000000
   14b0c:	mov	ip, r2
   14b10:	mov	r2, sp
   14b14:	mov	r4, #28
   14b18:	cmp	r1, #10
   14b1c:	mov	r3, r2
   14b20:	add	lr, r2, #16
   14b24:	vst1.64	{d16-d17}, [r3], r4
   14b28:	vst1.64	{d16-d17}, [lr]
   14b2c:	vst1.32	{d16-d17}, [r3]
   14b30:	beq	14b80 <__lxstat64@plt+0x3bdc>
   14b34:	vld1.64	{d16-d17}, [r2], r4
   14b38:	vld1.64	{d18-d19}, [lr]
   14b3c:	add	r3, sp, #48	; 0x30
   14b40:	vld1.32	{d20-d21}, [r2]
   14b44:	add	r2, r3, #20
   14b48:	add	r4, r3, #4
   14b4c:	vst1.32	{d18-d19}, [r2]
   14b50:	add	r2, r3, #32
   14b54:	vst1.32	{d16-d17}, [r4]
   14b58:	vst1.32	{d20-d21}, [r2]
   14b5c:	str	r1, [sp, #48]	; 0x30
   14b60:	mvn	r2, #0
   14b64:	ldr	r1, [sp, #60]	; 0x3c
   14b68:	orr	r1, r1, #67108864	; 0x4000000
   14b6c:	str	r1, [sp, #60]	; 0x3c
   14b70:	mov	r1, ip
   14b74:	bl	1460c <__lxstat64@plt+0x3668>
   14b78:	sub	sp, fp, #8
   14b7c:	pop	{r4, sl, fp, pc}
   14b80:	bl	10f98 <abort@plt>
   14b84:	push	{r4, r5, r6, sl, fp, lr}
   14b88:	add	fp, sp, #16
   14b8c:	sub	sp, sp, #48	; 0x30
   14b90:	mov	ip, r3
   14b94:	movw	r3, #33112	; 0x8158
   14b98:	mov	r6, #32
   14b9c:	cmp	r1, #0
   14ba0:	mov	r4, sp
   14ba4:	movt	r3, #2
   14ba8:	cmpne	r2, #0
   14bac:	add	r5, r4, #16
   14bb0:	add	lr, r3, #16
   14bb4:	vld1.64	{d16-d17}, [r3], r6
   14bb8:	vld1.64	{d18-d19}, [lr]
   14bbc:	vld1.64	{d20-d21}, [r3]
   14bc0:	mov	r3, #10
   14bc4:	vst1.64	{d16-d17}, [r4], r6
   14bc8:	vst1.64	{d18-d19}, [r5]
   14bcc:	vst1.64	{d20-d21}, [r4]
   14bd0:	str	r3, [sp]
   14bd4:	bne	14bdc <__lxstat64@plt+0x3c38>
   14bd8:	bl	10f98 <abort@plt>
   14bdc:	str	r2, [sp, #44]	; 0x2c
   14be0:	str	r1, [sp, #40]	; 0x28
   14be4:	mov	r3, sp
   14be8:	mov	r1, ip
   14bec:	mvn	r2, #0
   14bf0:	bl	1460c <__lxstat64@plt+0x3668>
   14bf4:	sub	sp, fp, #16
   14bf8:	pop	{r4, r5, r6, sl, fp, pc}
   14bfc:	push	{r4, r5, r6, sl, fp, lr}
   14c00:	add	fp, sp, #16
   14c04:	sub	sp, sp, #48	; 0x30
   14c08:	mov	lr, r3
   14c0c:	movw	r3, #33112	; 0x8158
   14c10:	mov	r6, #32
   14c14:	cmp	r1, #0
   14c18:	mov	r4, sp
   14c1c:	movt	r3, #2
   14c20:	cmpne	r2, #0
   14c24:	add	r5, r4, #16
   14c28:	add	ip, r3, #16
   14c2c:	vld1.64	{d16-d17}, [r3], r6
   14c30:	vld1.64	{d18-d19}, [ip]
   14c34:	vld1.64	{d20-d21}, [r3]
   14c38:	mov	r3, #10
   14c3c:	vst1.64	{d16-d17}, [r4], r6
   14c40:	vst1.64	{d18-d19}, [r5]
   14c44:	vst1.64	{d20-d21}, [r4]
   14c48:	str	r3, [sp]
   14c4c:	bne	14c54 <__lxstat64@plt+0x3cb0>
   14c50:	bl	10f98 <abort@plt>
   14c54:	ldr	ip, [fp, #8]
   14c58:	str	r2, [sp, #44]	; 0x2c
   14c5c:	str	r1, [sp, #40]	; 0x28
   14c60:	mov	r3, sp
   14c64:	mov	r1, lr
   14c68:	mov	r2, ip
   14c6c:	bl	1460c <__lxstat64@plt+0x3668>
   14c70:	sub	sp, fp, #16
   14c74:	pop	{r4, r5, r6, sl, fp, pc}
   14c78:	push	{r4, sl, fp, lr}
   14c7c:	add	fp, sp, #8
   14c80:	sub	sp, sp, #48	; 0x30
   14c84:	movw	r3, #33112	; 0x8158
   14c88:	mov	lr, #32
   14c8c:	mov	ip, r2
   14c90:	cmp	r0, #0
   14c94:	movt	r3, #2
   14c98:	cmpne	r1, #0
   14c9c:	add	r2, r3, #16
   14ca0:	vld1.64	{d16-d17}, [r3], lr
   14ca4:	vld1.64	{d20-d21}, [r3]
   14ca8:	vld1.64	{d18-d19}, [r2]
   14cac:	mov	r2, sp
   14cb0:	add	r4, r2, #16
   14cb4:	vst1.64	{d16-d17}, [r2], lr
   14cb8:	vst1.64	{d20-d21}, [r2]
   14cbc:	mov	r2, #10
   14cc0:	vst1.64	{d18-d19}, [r4]
   14cc4:	str	r2, [sp]
   14cc8:	bne	14cd0 <__lxstat64@plt+0x3d2c>
   14ccc:	bl	10f98 <abort@plt>
   14cd0:	str	r1, [sp, #44]	; 0x2c
   14cd4:	str	r0, [sp, #40]	; 0x28
   14cd8:	mov	r3, sp
   14cdc:	mov	r0, #0
   14ce0:	mov	r1, ip
   14ce4:	mvn	r2, #0
   14ce8:	bl	1460c <__lxstat64@plt+0x3668>
   14cec:	sub	sp, fp, #8
   14cf0:	pop	{r4, sl, fp, pc}
   14cf4:	push	{r4, r5, fp, lr}
   14cf8:	add	fp, sp, #8
   14cfc:	sub	sp, sp, #48	; 0x30
   14d00:	mov	ip, r3
   14d04:	movw	r3, #33112	; 0x8158
   14d08:	mov	r4, #32
   14d0c:	mov	lr, r2
   14d10:	cmp	r0, #0
   14d14:	movt	r3, #2
   14d18:	cmpne	r1, #0
   14d1c:	add	r2, r3, #16
   14d20:	vld1.64	{d16-d17}, [r3], r4
   14d24:	vld1.64	{d20-d21}, [r3]
   14d28:	vld1.64	{d18-d19}, [r2]
   14d2c:	mov	r2, sp
   14d30:	add	r5, r2, #16
   14d34:	vst1.64	{d16-d17}, [r2], r4
   14d38:	vst1.64	{d20-d21}, [r2]
   14d3c:	mov	r2, #10
   14d40:	vst1.64	{d18-d19}, [r5]
   14d44:	str	r2, [sp]
   14d48:	bne	14d50 <__lxstat64@plt+0x3dac>
   14d4c:	bl	10f98 <abort@plt>
   14d50:	str	r1, [sp, #44]	; 0x2c
   14d54:	str	r0, [sp, #40]	; 0x28
   14d58:	mov	r3, sp
   14d5c:	mov	r0, #0
   14d60:	mov	r1, lr
   14d64:	mov	r2, ip
   14d68:	bl	1460c <__lxstat64@plt+0x3668>
   14d6c:	sub	sp, fp, #8
   14d70:	pop	{r4, r5, fp, pc}
   14d74:	movw	r3, #33000	; 0x80e8
   14d78:	movt	r3, #2
   14d7c:	b	1460c <__lxstat64@plt+0x3668>
   14d80:	movw	r3, #33000	; 0x80e8
   14d84:	mov	r2, r1
   14d88:	mov	r1, r0
   14d8c:	mov	r0, #0
   14d90:	movt	r3, #2
   14d94:	b	1460c <__lxstat64@plt+0x3668>
   14d98:	movw	r3, #33000	; 0x80e8
   14d9c:	mvn	r2, #0
   14da0:	movt	r3, #2
   14da4:	b	1460c <__lxstat64@plt+0x3668>
   14da8:	movw	r3, #33000	; 0x80e8
   14dac:	mov	r1, r0
   14db0:	mov	r0, #0
   14db4:	mvn	r2, #0
   14db8:	movt	r3, #2
   14dbc:	b	1460c <__lxstat64@plt+0x3668>
   14dc0:	push	{r4, sl, fp, lr}
   14dc4:	add	fp, sp, #8
   14dc8:	ldrb	r3, [r0]
   14dcc:	ldrb	ip, [r1]
   14dd0:	cmp	r3, #45	; 0x2d
   14dd4:	bne	14eac <__lxstat64@plt+0x3f08>
   14dd8:	ldrb	r3, [r0, #1]!
   14ddc:	cmp	r3, #48	; 0x30
   14de0:	beq	14dd8 <__lxstat64@plt+0x3e34>
   14de4:	cmp	ip, #45	; 0x2d
   14de8:	bne	14fbc <__lxstat64@plt+0x4018>
   14dec:	ldrb	ip, [r1, #1]!
   14df0:	cmp	ip, #48	; 0x30
   14df4:	beq	14dec <__lxstat64@plt+0x3e48>
   14df8:	sub	lr, r3, #48	; 0x30
   14dfc:	cmp	lr, #9
   14e00:	bhi	14e40 <__lxstat64@plt+0x3e9c>
   14e04:	cmp	ip, r3
   14e08:	bne	14e40 <__lxstat64@plt+0x3e9c>
   14e0c:	mov	r2, #0
   14e10:	add	r3, r1, r2
   14e14:	ldrb	ip, [r3, #1]
   14e18:	add	r3, r0, r2
   14e1c:	add	r2, r2, #1
   14e20:	ldrb	r3, [r3, #1]
   14e24:	sub	lr, r3, #48	; 0x30
   14e28:	cmp	ip, r3
   14e2c:	bne	14e38 <__lxstat64@plt+0x3e94>
   14e30:	cmp	lr, #10
   14e34:	bcc	14e10 <__lxstat64@plt+0x3e6c>
   14e38:	add	r1, r1, r2
   14e3c:	add	r0, r0, r2
   14e40:	cmp	lr, #9
   14e44:	mov	r2, #0
   14e48:	mov	lr, #0
   14e4c:	bhi	14e6c <__lxstat64@plt+0x3ec8>
   14e50:	add	r0, r0, #1
   14e54:	mov	lr, #0
   14e58:	ldrb	r4, [r0, lr]
   14e5c:	add	lr, lr, #1
   14e60:	sub	r4, r4, #48	; 0x30
   14e64:	cmp	r4, #10
   14e68:	bcc	14e58 <__lxstat64@plt+0x3eb4>
   14e6c:	sub	r0, ip, #48	; 0x30
   14e70:	cmp	r0, #9
   14e74:	bhi	14e94 <__lxstat64@plt+0x3ef0>
   14e78:	add	r0, r1, #1
   14e7c:	mov	r2, #0
   14e80:	ldrb	r1, [r0, r2]
   14e84:	add	r2, r2, #1
   14e88:	sub	r1, r1, #48	; 0x30
   14e8c:	cmp	r1, #10
   14e90:	bcc	14e80 <__lxstat64@plt+0x3edc>
   14e94:	cmp	lr, r2
   14e98:	bne	14fd4 <__lxstat64@plt+0x4030>
   14e9c:	cmp	lr, #0
   14ea0:	subne	lr, ip, r3
   14ea4:	mov	r0, lr
   14ea8:	pop	{r4, sl, fp, pc}
   14eac:	cmp	ip, #45	; 0x2d
   14eb0:	bne	14f04 <__lxstat64@plt+0x3f60>
   14eb4:	add	r1, r1, #1
   14eb8:	ldrb	r2, [r1], #1
   14ebc:	cmp	r2, #48	; 0x30
   14ec0:	beq	14eb8 <__lxstat64@plt+0x3f14>
   14ec4:	sub	r1, r2, #48	; 0x30
   14ec8:	mov	lr, #1
   14ecc:	cmp	r1, #10
   14ed0:	bcc	14fcc <__lxstat64@plt+0x4028>
   14ed4:	cmp	r3, #48	; 0x30
   14ed8:	bne	14eec <__lxstat64@plt+0x3f48>
   14edc:	add	r0, r0, #1
   14ee0:	ldrb	r3, [r0], #1
   14ee4:	cmp	r3, #48	; 0x30
   14ee8:	beq	14ee0 <__lxstat64@plt+0x3f3c>
   14eec:	sub	r0, r3, #48	; 0x30
   14ef0:	mov	lr, #0
   14ef4:	cmp	r0, #10
   14ef8:	movwcc	lr, #1
   14efc:	mov	r0, lr
   14f00:	pop	{r4, sl, fp, pc}
   14f04:	cmp	r3, #48	; 0x30
   14f08:	bne	14f18 <__lxstat64@plt+0x3f74>
   14f0c:	ldrb	r3, [r0, #1]!
   14f10:	b	14f04 <__lxstat64@plt+0x3f60>
   14f14:	ldrb	ip, [r1, #1]!
   14f18:	cmp	ip, #48	; 0x30
   14f1c:	beq	14f14 <__lxstat64@plt+0x3f70>
   14f20:	sub	r2, r3, #48	; 0x30
   14f24:	cmp	r2, #9
   14f28:	bhi	14f50 <__lxstat64@plt+0x3fac>
   14f2c:	cmp	r3, ip
   14f30:	bne	14f50 <__lxstat64@plt+0x3fac>
   14f34:	ldrb	r3, [r0, #1]!
   14f38:	ldrb	ip, [r1, #1]!
   14f3c:	sub	r2, r3, #48	; 0x30
   14f40:	cmp	r3, ip
   14f44:	bne	14f50 <__lxstat64@plt+0x3fac>
   14f48:	cmp	r2, #10
   14f4c:	bcc	14f34 <__lxstat64@plt+0x3f90>
   14f50:	mov	r4, #0
   14f54:	cmp	r2, #9
   14f58:	mov	lr, #0
   14f5c:	bhi	14f7c <__lxstat64@plt+0x3fd8>
   14f60:	add	r0, r0, #1
   14f64:	mov	lr, #0
   14f68:	ldrb	r2, [r0, lr]
   14f6c:	add	lr, lr, #1
   14f70:	sub	r2, r2, #48	; 0x30
   14f74:	cmp	r2, #10
   14f78:	bcc	14f68 <__lxstat64@plt+0x3fc4>
   14f7c:	sub	r0, ip, #48	; 0x30
   14f80:	cmp	r0, #9
   14f84:	bhi	14fa4 <__lxstat64@plt+0x4000>
   14f88:	add	r0, r1, #1
   14f8c:	mov	r4, #0
   14f90:	ldrb	r1, [r0, r4]
   14f94:	add	r4, r4, #1
   14f98:	sub	r1, r1, #48	; 0x30
   14f9c:	cmp	r1, #10
   14fa0:	bcc	14f90 <__lxstat64@plt+0x3fec>
   14fa4:	cmp	lr, r4
   14fa8:	bne	14fe4 <__lxstat64@plt+0x4040>
   14fac:	cmp	lr, #0
   14fb0:	subne	lr, r3, ip
   14fb4:	mov	r0, lr
   14fb8:	pop	{r4, sl, fp, pc}
   14fbc:	sub	r0, r3, #48	; 0x30
   14fc0:	mvn	lr, #0
   14fc4:	cmp	r0, #10
   14fc8:	bcs	14ff4 <__lxstat64@plt+0x4050>
   14fcc:	mov	r0, lr
   14fd0:	pop	{r4, sl, fp, pc}
   14fd4:	mvn	lr, #0
   14fd8:	movwcc	lr, #1
   14fdc:	mov	r0, lr
   14fe0:	pop	{r4, sl, fp, pc}
   14fe4:	mov	lr, #1
   14fe8:	mvncc	lr, #0
   14fec:	mov	r0, lr
   14ff0:	pop	{r4, sl, fp, pc}
   14ff4:	cmp	ip, #48	; 0x30
   14ff8:	bne	1500c <__lxstat64@plt+0x4068>
   14ffc:	add	r0, r1, #1
   15000:	ldrb	ip, [r0], #1
   15004:	cmp	ip, #48	; 0x30
   15008:	beq	15000 <__lxstat64@plt+0x405c>
   1500c:	sub	r0, ip, #48	; 0x30
   15010:	mov	lr, #0
   15014:	cmp	r0, #10
   15018:	mvncc	lr, #0
   1501c:	mov	r0, lr
   15020:	pop	{r4, sl, fp, pc}
   15024:	push	{r4, r5, r6, sl, fp, lr}
   15028:	add	fp, sp, #16
   1502c:	mov	r4, r1
   15030:	mov	r5, r0
   15034:	mov	r0, r2
   15038:	mov	r1, r3
   1503c:	bl	1575c <__lxstat64@plt+0x47b8>
   15040:	cmp	r0, #0
   15044:	beq	15070 <__lxstat64@plt+0x40cc>
   15048:	movw	r2, #28496	; 0x6f50
   1504c:	mov	r6, r0
   15050:	mov	r0, r5
   15054:	mov	r1, r4
   15058:	movt	r2, #1
   1505c:	mov	r3, r6
   15060:	bl	10e54 <error@plt>
   15064:	mov	r0, r6
   15068:	pop	{r4, r5, r6, sl, fp, lr}
   1506c:	b	15b1c <__lxstat64@plt+0x4b78>
   15070:	bl	10ecc <__errno_location@plt>
   15074:	movw	r1, #28752	; 0x7050
   15078:	ldr	r4, [r0]
   1507c:	mov	r0, #0
   15080:	mov	r2, #5
   15084:	movt	r1, #1
   15088:	bl	10dd0 <dcgettext@plt>
   1508c:	mov	r2, r0
   15090:	mov	r0, #0
   15094:	mov	r1, r4
   15098:	bl	10e54 <error@plt>
   1509c:	bl	10f98 <abort@plt>
   150a0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   150a4:	add	fp, sp, #24
   150a8:	sub	sp, sp, #8
   150ac:	mov	r5, r1
   150b0:	mov	r6, r0
   150b4:	ldr	r0, [fp, #8]
   150b8:	ldr	r1, [fp, #12]
   150bc:	mov	r8, r3
   150c0:	mov	r7, r2
   150c4:	bl	1575c <__lxstat64@plt+0x47b8>
   150c8:	cmp	r0, #0
   150cc:	beq	15134 <__lxstat64@plt+0x4190>
   150d0:	mov	r4, r0
   150d4:	cmp	r7, #0
   150d8:	beq	1510c <__lxstat64@plt+0x4168>
   150dc:	movw	r0, #28496	; 0x6f50
   150e0:	mov	r1, r5
   150e4:	mov	r2, r7
   150e8:	mov	r3, r8
   150ec:	movt	r0, #1
   150f0:	stm	sp, {r0, r4}
   150f4:	mov	r0, r6
   150f8:	bl	10e6c <error_at_line@plt>
   150fc:	mov	r0, r4
   15100:	sub	sp, fp, #24
   15104:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15108:	b	15b1c <__lxstat64@plt+0x4b78>
   1510c:	movw	r2, #28496	; 0x6f50
   15110:	mov	r0, r6
   15114:	mov	r1, r5
   15118:	mov	r3, r4
   1511c:	movt	r2, #1
   15120:	bl	10e54 <error@plt>
   15124:	mov	r0, r4
   15128:	sub	sp, fp, #24
   1512c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15130:	b	15b1c <__lxstat64@plt+0x4b78>
   15134:	bl	10ecc <__errno_location@plt>
   15138:	movw	r1, #28752	; 0x7050
   1513c:	ldr	r4, [r0]
   15140:	mov	r0, #0
   15144:	mov	r2, #5
   15148:	movt	r1, #1
   1514c:	bl	10dd0 <dcgettext@plt>
   15150:	mov	r2, r0
   15154:	mov	r0, #0
   15158:	mov	r1, r4
   1515c:	bl	10e54 <error@plt>
   15160:	bl	10f98 <abort@plt>
   15164:	push	{r4, r5, r6, sl, fp, lr}
   15168:	add	fp, sp, #16
   1516c:	mov	r4, r2
   15170:	mov	r5, r1
   15174:	mov	r6, r0
   15178:	bl	15c88 <__lxstat64@plt+0x4ce4>
   1517c:	cmp	r0, #0
   15180:	popne	{r4, r5, r6, sl, fp, pc}
   15184:	cmp	r6, #0
   15188:	beq	1519c <__lxstat64@plt+0x41f8>
   1518c:	cmp	r5, #0
   15190:	cmpne	r4, #0
   15194:	bne	1519c <__lxstat64@plt+0x41f8>
   15198:	pop	{r4, r5, r6, sl, fp, pc}
   1519c:	bl	15718 <__lxstat64@plt+0x4774>
   151a0:	push	{r4, r5, r6, sl, fp, lr}
   151a4:	add	fp, sp, #16
   151a8:	mov	r4, r2
   151ac:	mov	r5, r1
   151b0:	mov	r6, r0
   151b4:	bl	15c88 <__lxstat64@plt+0x4ce4>
   151b8:	cmp	r0, #0
   151bc:	popne	{r4, r5, r6, sl, fp, pc}
   151c0:	cmp	r6, #0
   151c4:	beq	151d8 <__lxstat64@plt+0x4234>
   151c8:	cmp	r5, #0
   151cc:	cmpne	r4, #0
   151d0:	bne	151d8 <__lxstat64@plt+0x4234>
   151d4:	pop	{r4, r5, r6, sl, fp, pc}
   151d8:	bl	15718 <__lxstat64@plt+0x4774>
   151dc:	push	{fp, lr}
   151e0:	mov	fp, sp
   151e4:	bl	1591c <__lxstat64@plt+0x4978>
   151e8:	cmp	r0, #0
   151ec:	popne	{fp, pc}
   151f0:	bl	15718 <__lxstat64@plt+0x4774>
   151f4:	push	{fp, lr}
   151f8:	mov	fp, sp
   151fc:	bl	1591c <__lxstat64@plt+0x4978>
   15200:	cmp	r0, #0
   15204:	popne	{fp, pc}
   15208:	bl	15718 <__lxstat64@plt+0x4774>
   1520c:	push	{fp, lr}
   15210:	mov	fp, sp
   15214:	bl	1591c <__lxstat64@plt+0x4978>
   15218:	cmp	r0, #0
   1521c:	popne	{fp, pc}
   15220:	bl	15718 <__lxstat64@plt+0x4774>
   15224:	push	{r4, r5, fp, lr}
   15228:	add	fp, sp, #8
   1522c:	mov	r4, r1
   15230:	mov	r5, r0
   15234:	bl	1594c <__lxstat64@plt+0x49a8>
   15238:	cmp	r0, #0
   1523c:	popne	{r4, r5, fp, pc}
   15240:	cmp	r5, #0
   15244:	beq	15254 <__lxstat64@plt+0x42b0>
   15248:	cmp	r4, #0
   1524c:	bne	15254 <__lxstat64@plt+0x42b0>
   15250:	pop	{r4, r5, fp, pc}
   15254:	bl	15718 <__lxstat64@plt+0x4774>
   15258:	push	{fp, lr}
   1525c:	mov	fp, sp
   15260:	cmp	r1, #0
   15264:	orreq	r1, r1, #1
   15268:	bl	1594c <__lxstat64@plt+0x49a8>
   1526c:	cmp	r0, #0
   15270:	popne	{fp, pc}
   15274:	bl	15718 <__lxstat64@plt+0x4774>
   15278:	push	{fp, lr}
   1527c:	mov	fp, sp
   15280:	clz	r3, r2
   15284:	lsr	ip, r3, #5
   15288:	clz	r3, r1
   1528c:	lsr	r3, r3, #5
   15290:	orrs	r3, r3, ip
   15294:	movwne	r1, #1
   15298:	movwne	r2, #1
   1529c:	bl	15c88 <__lxstat64@plt+0x4ce4>
   152a0:	cmp	r0, #0
   152a4:	popne	{fp, pc}
   152a8:	bl	15718 <__lxstat64@plt+0x4774>
   152ac:	push	{fp, lr}
   152b0:	mov	fp, sp
   152b4:	mov	r2, r1
   152b8:	mov	r1, r0
   152bc:	mov	r0, #0
   152c0:	bl	15c88 <__lxstat64@plt+0x4ce4>
   152c4:	cmp	r0, #0
   152c8:	popne	{fp, pc}
   152cc:	bl	15718 <__lxstat64@plt+0x4774>
   152d0:	push	{fp, lr}
   152d4:	mov	fp, sp
   152d8:	mov	r2, r1
   152dc:	mov	r1, r0
   152e0:	clz	r0, r2
   152e4:	clz	r3, r1
   152e8:	lsr	r0, r0, #5
   152ec:	lsr	r3, r3, #5
   152f0:	orrs	r0, r3, r0
   152f4:	mov	r0, #0
   152f8:	movwne	r1, #1
   152fc:	movwne	r2, #1
   15300:	bl	15c88 <__lxstat64@plt+0x4ce4>
   15304:	cmp	r0, #0
   15308:	popne	{fp, pc}
   1530c:	bl	15718 <__lxstat64@plt+0x4774>
   15310:	push	{r4, r5, r6, sl, fp, lr}
   15314:	add	fp, sp, #16
   15318:	ldr	r5, [r1]
   1531c:	mov	r4, r1
   15320:	mov	r6, r0
   15324:	cmp	r0, #0
   15328:	beq	15340 <__lxstat64@plt+0x439c>
   1532c:	mov	r0, #1
   15330:	add	r0, r0, r5, lsr #1
   15334:	adds	r5, r5, r0
   15338:	bcc	15348 <__lxstat64@plt+0x43a4>
   1533c:	b	15384 <__lxstat64@plt+0x43e0>
   15340:	cmp	r5, #0
   15344:	movweq	r5, #64	; 0x40
   15348:	mov	r0, r6
   1534c:	mov	r1, r5
   15350:	mov	r2, #1
   15354:	bl	15c88 <__lxstat64@plt+0x4ce4>
   15358:	cmp	r5, #0
   1535c:	mov	r1, r5
   15360:	movwne	r1, #1
   15364:	cmp	r0, #0
   15368:	bne	1537c <__lxstat64@plt+0x43d8>
   1536c:	clz	r2, r6
   15370:	lsr	r2, r2, #5
   15374:	orrs	r1, r2, r1
   15378:	bne	15384 <__lxstat64@plt+0x43e0>
   1537c:	str	r5, [r4]
   15380:	pop	{r4, r5, r6, sl, fp, pc}
   15384:	bl	15718 <__lxstat64@plt+0x4774>
   15388:	push	{r4, r5, r6, r7, fp, lr}
   1538c:	add	fp, sp, #16
   15390:	ldr	r5, [r1]
   15394:	mov	r6, r2
   15398:	mov	r4, r1
   1539c:	mov	r7, r0
   153a0:	cmp	r0, #0
   153a4:	beq	153bc <__lxstat64@plt+0x4418>
   153a8:	mov	r0, #1
   153ac:	add	r0, r0, r5, lsr #1
   153b0:	adds	r5, r5, r0
   153b4:	bcc	153d4 <__lxstat64@plt+0x4430>
   153b8:	b	15408 <__lxstat64@plt+0x4464>
   153bc:	cmp	r5, #0
   153c0:	bne	153d4 <__lxstat64@plt+0x4430>
   153c4:	mov	r0, #64	; 0x40
   153c8:	cmp	r6, #64	; 0x40
   153cc:	udiv	r5, r0, r6
   153d0:	addhi	r5, r5, #1
   153d4:	mov	r0, r7
   153d8:	mov	r1, r5
   153dc:	mov	r2, r6
   153e0:	bl	15c88 <__lxstat64@plt+0x4ce4>
   153e4:	cmp	r0, #0
   153e8:	bne	15400 <__lxstat64@plt+0x445c>
   153ec:	cmp	r7, #0
   153f0:	beq	15408 <__lxstat64@plt+0x4464>
   153f4:	cmp	r6, #0
   153f8:	cmpne	r5, #0
   153fc:	bne	15408 <__lxstat64@plt+0x4464>
   15400:	str	r5, [r4]
   15404:	pop	{r4, r5, r6, r7, fp, pc}
   15408:	bl	15718 <__lxstat64@plt+0x4774>
   1540c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15410:	add	fp, sp, #24
   15414:	mov	r8, r1
   15418:	ldr	r1, [r1]
   1541c:	mov	r5, r0
   15420:	add	r0, r1, r1, asr #1
   15424:	cmp	r0, r1
   15428:	mvnvs	r0, #-2147483648	; 0x80000000
   1542c:	cmp	r0, r3
   15430:	mov	r7, r0
   15434:	movgt	r7, r3
   15438:	cmn	r3, #1
   1543c:	movle	r7, r0
   15440:	ldr	r0, [fp, #8]
   15444:	cmn	r0, #1
   15448:	ble	15470 <__lxstat64@plt+0x44cc>
   1544c:	cmp	r0, #0
   15450:	beq	154c4 <__lxstat64@plt+0x4520>
   15454:	cmn	r7, #1
   15458:	ble	15498 <__lxstat64@plt+0x44f4>
   1545c:	mvn	r4, #-2147483648	; 0x80000000
   15460:	udiv	r6, r4, r0
   15464:	cmp	r6, r7
   15468:	bge	154c4 <__lxstat64@plt+0x4520>
   1546c:	b	154d4 <__lxstat64@plt+0x4530>
   15470:	cmn	r7, #1
   15474:	ble	154b4 <__lxstat64@plt+0x4510>
   15478:	cmn	r0, #1
   1547c:	beq	154c4 <__lxstat64@plt+0x4520>
   15480:	mov	r6, #-2147483648	; 0x80000000
   15484:	mvn	r4, #-2147483648	; 0x80000000
   15488:	sdiv	r6, r6, r0
   1548c:	cmp	r6, r7
   15490:	bge	154c4 <__lxstat64@plt+0x4520>
   15494:	b	154d4 <__lxstat64@plt+0x4530>
   15498:	beq	154c4 <__lxstat64@plt+0x4520>
   1549c:	mov	r6, #-2147483648	; 0x80000000
   154a0:	mvn	r4, #-2147483648	; 0x80000000
   154a4:	sdiv	r6, r6, r7
   154a8:	cmp	r6, r0
   154ac:	bge	154c4 <__lxstat64@plt+0x4520>
   154b0:	b	154d4 <__lxstat64@plt+0x4530>
   154b4:	mvn	r4, #-2147483648	; 0x80000000
   154b8:	sdiv	r6, r4, r0
   154bc:	cmp	r7, r6
   154c0:	blt	154d4 <__lxstat64@plt+0x4530>
   154c4:	mul	r6, r7, r0
   154c8:	mov	r4, #64	; 0x40
   154cc:	cmp	r6, #63	; 0x3f
   154d0:	bgt	154dc <__lxstat64@plt+0x4538>
   154d4:	sdiv	r7, r4, r0
   154d8:	mul	r6, r7, r0
   154dc:	cmp	r5, #0
   154e0:	moveq	r4, #0
   154e4:	streq	r4, [r8]
   154e8:	sub	r4, r7, r1
   154ec:	cmp	r4, r2
   154f0:	bge	1559c <__lxstat64@plt+0x45f8>
   154f4:	add	r7, r1, r2
   154f8:	mov	r6, #0
   154fc:	mov	r2, #0
   15500:	cmp	r7, r3
   15504:	movwgt	r6, #1
   15508:	cmn	r3, #1
   1550c:	movwgt	r2, #1
   15510:	cmp	r7, r1
   15514:	bvs	155d0 <__lxstat64@plt+0x462c>
   15518:	ands	r1, r2, r6
   1551c:	bne	155d0 <__lxstat64@plt+0x462c>
   15520:	cmn	r0, #1
   15524:	ble	1554c <__lxstat64@plt+0x45a8>
   15528:	cmp	r0, #0
   1552c:	beq	15598 <__lxstat64@plt+0x45f4>
   15530:	cmn	r7, #1
   15534:	ble	15570 <__lxstat64@plt+0x45cc>
   15538:	mvn	r1, #-2147483648	; 0x80000000
   1553c:	udiv	r1, r1, r0
   15540:	cmp	r1, r7
   15544:	bge	15598 <__lxstat64@plt+0x45f4>
   15548:	b	155d0 <__lxstat64@plt+0x462c>
   1554c:	cmn	r7, #1
   15550:	ble	15588 <__lxstat64@plt+0x45e4>
   15554:	cmn	r0, #1
   15558:	beq	15598 <__lxstat64@plt+0x45f4>
   1555c:	mov	r1, #-2147483648	; 0x80000000
   15560:	sdiv	r1, r1, r0
   15564:	cmp	r1, r7
   15568:	bge	15598 <__lxstat64@plt+0x45f4>
   1556c:	b	155d0 <__lxstat64@plt+0x462c>
   15570:	beq	15598 <__lxstat64@plt+0x45f4>
   15574:	mov	r1, #-2147483648	; 0x80000000
   15578:	sdiv	r1, r1, r7
   1557c:	cmp	r1, r0
   15580:	bge	15598 <__lxstat64@plt+0x45f4>
   15584:	b	155d0 <__lxstat64@plt+0x462c>
   15588:	mvn	r1, #-2147483648	; 0x80000000
   1558c:	sdiv	r1, r1, r0
   15590:	cmp	r7, r1
   15594:	blt	155d0 <__lxstat64@plt+0x462c>
   15598:	mul	r6, r7, r0
   1559c:	mov	r0, r5
   155a0:	mov	r1, r6
   155a4:	bl	1594c <__lxstat64@plt+0x49a8>
   155a8:	cmp	r6, #0
   155ac:	movwne	r6, #1
   155b0:	cmp	r0, #0
   155b4:	bne	155c8 <__lxstat64@plt+0x4624>
   155b8:	clz	r1, r5
   155bc:	lsr	r1, r1, #5
   155c0:	orrs	r1, r1, r6
   155c4:	bne	155d0 <__lxstat64@plt+0x462c>
   155c8:	str	r7, [r8]
   155cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   155d0:	bl	15718 <__lxstat64@plt+0x4774>
   155d4:	push	{fp, lr}
   155d8:	mov	fp, sp
   155dc:	mov	r1, #1
   155e0:	bl	158c8 <__lxstat64@plt+0x4924>
   155e4:	cmp	r0, #0
   155e8:	popne	{fp, pc}
   155ec:	bl	15718 <__lxstat64@plt+0x4774>
   155f0:	push	{fp, lr}
   155f4:	mov	fp, sp
   155f8:	bl	158c8 <__lxstat64@plt+0x4924>
   155fc:	cmp	r0, #0
   15600:	popne	{fp, pc}
   15604:	bl	15718 <__lxstat64@plt+0x4774>
   15608:	push	{fp, lr}
   1560c:	mov	fp, sp
   15610:	mov	r1, #1
   15614:	bl	158c8 <__lxstat64@plt+0x4924>
   15618:	cmp	r0, #0
   1561c:	popne	{fp, pc}
   15620:	bl	15718 <__lxstat64@plt+0x4774>
   15624:	push	{fp, lr}
   15628:	mov	fp, sp
   1562c:	bl	158c8 <__lxstat64@plt+0x4924>
   15630:	cmp	r0, #0
   15634:	popne	{fp, pc}
   15638:	bl	15718 <__lxstat64@plt+0x4774>
   1563c:	push	{r4, r5, fp, lr}
   15640:	add	fp, sp, #8
   15644:	mov	r5, r0
   15648:	mov	r0, r1
   1564c:	mov	r4, r1
   15650:	bl	1591c <__lxstat64@plt+0x4978>
   15654:	cmp	r0, #0
   15658:	beq	1566c <__lxstat64@plt+0x46c8>
   1565c:	mov	r1, r5
   15660:	mov	r2, r4
   15664:	pop	{r4, r5, fp, lr}
   15668:	b	10db8 <memcpy@plt>
   1566c:	bl	15718 <__lxstat64@plt+0x4774>
   15670:	push	{r4, r5, fp, lr}
   15674:	add	fp, sp, #8
   15678:	mov	r5, r0
   1567c:	mov	r0, r1
   15680:	mov	r4, r1
   15684:	bl	1591c <__lxstat64@plt+0x4978>
   15688:	cmp	r0, #0
   1568c:	beq	156a0 <__lxstat64@plt+0x46fc>
   15690:	mov	r1, r5
   15694:	mov	r2, r4
   15698:	pop	{r4, r5, fp, lr}
   1569c:	b	10db8 <memcpy@plt>
   156a0:	bl	15718 <__lxstat64@plt+0x4774>
   156a4:	push	{r4, r5, fp, lr}
   156a8:	add	fp, sp, #8
   156ac:	mov	r5, r0
   156b0:	add	r0, r1, #1
   156b4:	mov	r4, r1
   156b8:	bl	1591c <__lxstat64@plt+0x4978>
   156bc:	cmp	r0, #0
   156c0:	beq	156dc <__lxstat64@plt+0x4738>
   156c4:	mov	r1, #0
   156c8:	mov	r2, r4
   156cc:	strb	r1, [r0, r4]
   156d0:	mov	r1, r5
   156d4:	pop	{r4, r5, fp, lr}
   156d8:	b	10db8 <memcpy@plt>
   156dc:	bl	15718 <__lxstat64@plt+0x4774>
   156e0:	push	{r4, r5, fp, lr}
   156e4:	add	fp, sp, #8
   156e8:	mov	r4, r0
   156ec:	bl	10ec0 <strlen@plt>
   156f0:	add	r5, r0, #1
   156f4:	mov	r0, r5
   156f8:	bl	1591c <__lxstat64@plt+0x4978>
   156fc:	cmp	r0, #0
   15700:	beq	15714 <__lxstat64@plt+0x4770>
   15704:	mov	r1, r4
   15708:	mov	r2, r5
   1570c:	pop	{r4, r5, fp, lr}
   15710:	b	10db8 <memcpy@plt>
   15714:	bl	15718 <__lxstat64@plt+0x4774>
   15718:	push	{fp, lr}
   1571c:	mov	fp, sp
   15720:	movw	r0, #32992	; 0x80e0
   15724:	movw	r1, #28784	; 0x7070
   15728:	mov	r2, #5
   1572c:	movt	r0, #2
   15730:	movt	r1, #1
   15734:	ldr	r4, [r0]
   15738:	mov	r0, #0
   1573c:	bl	10dd0 <dcgettext@plt>
   15740:	movw	r2, #28496	; 0x6f50
   15744:	mov	r3, r0
   15748:	mov	r0, r4
   1574c:	mov	r1, #0
   15750:	movt	r2, #1
   15754:	bl	10e54 <error@plt>
   15758:	bl	10f98 <abort@plt>
   1575c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15760:	add	fp, sp, #24
   15764:	sub	sp, sp, #16
   15768:	mov	r3, r1
   1576c:	mov	r2, r0
   15770:	mov	r4, #0
   15774:	mov	r0, r2
   15778:	ldrb	r1, [r0, -r4, lsl #1]!
   1577c:	cmp	r1, #37	; 0x25
   15780:	bne	157a4 <__lxstat64@plt+0x4800>
   15784:	ldrb	r0, [r0, #1]
   15788:	cmp	r0, #115	; 0x73
   1578c:	bne	15840 <__lxstat64@plt+0x489c>
   15790:	sub	r4, r4, #1
   15794:	mov	r0, r2
   15798:	ldrb	r1, [r0, -r4, lsl #1]!
   1579c:	cmp	r1, #37	; 0x25
   157a0:	beq	15784 <__lxstat64@plt+0x47e0>
   157a4:	cmp	r1, #0
   157a8:	bne	15840 <__lxstat64@plt+0x489c>
   157ac:	cmp	r4, #0
   157b0:	str	r3, [sp, #12]
   157b4:	str	r3, [sp, #8]
   157b8:	beq	15884 <__lxstat64@plt+0x48e0>
   157bc:	ldr	r0, [sp, #8]
   157c0:	mov	r5, #0
   157c4:	mov	r7, r4
   157c8:	add	r6, r0, #4
   157cc:	str	r6, [sp, #8]
   157d0:	ldr	r0, [r6, #-4]
   157d4:	bl	10ec0 <strlen@plt>
   157d8:	adds	r5, r0, r5
   157dc:	add	r6, r6, #4
   157e0:	mvncs	r5, #0
   157e4:	adds	r7, r7, #1
   157e8:	bcc	157cc <__lxstat64@plt+0x4828>
   157ec:	cmn	r5, #1
   157f0:	ble	158a8 <__lxstat64@plt+0x4904>
   157f4:	add	r0, r5, #1
   157f8:	bl	151dc <__lxstat64@plt+0x4238>
   157fc:	mov	r8, r0
   15800:	mov	r5, r0
   15804:	ldr	r0, [sp, #12]
   15808:	add	r1, r0, #4
   1580c:	str	r1, [sp, #12]
   15810:	ldr	r6, [r0]
   15814:	mov	r0, r6
   15818:	bl	10ec0 <strlen@plt>
   1581c:	mov	r7, r0
   15820:	mov	r0, r5
   15824:	mov	r1, r6
   15828:	mov	r2, r7
   1582c:	bl	10db8 <memcpy@plt>
   15830:	add	r5, r5, r7
   15834:	adds	r4, r4, #1
   15838:	bcc	15804 <__lxstat64@plt+0x4860>
   1583c:	b	15894 <__lxstat64@plt+0x48f0>
   15840:	add	r0, sp, #4
   15844:	mov	r1, #1
   15848:	bl	10ee4 <__vasprintf_chk@plt>
   1584c:	cmn	r0, #1
   15850:	ble	15864 <__lxstat64@plt+0x48c0>
   15854:	ldr	r8, [sp, #4]
   15858:	mov	r0, r8
   1585c:	sub	sp, fp, #24
   15860:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15864:	bl	10ecc <__errno_location@plt>
   15868:	ldr	r0, [r0]
   1586c:	mov	r8, #0
   15870:	cmp	r0, #12
   15874:	beq	158c4 <__lxstat64@plt+0x4920>
   15878:	mov	r0, r8
   1587c:	sub	sp, fp, #24
   15880:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15884:	mov	r0, #1
   15888:	bl	151dc <__lxstat64@plt+0x4238>
   1588c:	mov	r8, r0
   15890:	mov	r5, r0
   15894:	mov	r0, #0
   15898:	strb	r0, [r5]
   1589c:	mov	r0, r8
   158a0:	sub	sp, fp, #24
   158a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   158a8:	bl	10ecc <__errno_location@plt>
   158ac:	mov	r1, #75	; 0x4b
   158b0:	mov	r8, #0
   158b4:	str	r1, [r0]
   158b8:	mov	r0, r8
   158bc:	sub	sp, fp, #24
   158c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   158c4:	bl	15718 <__lxstat64@plt+0x4774>
   158c8:	clz	r2, r1
   158cc:	clz	r3, r0
   158d0:	lsr	r2, r2, #5
   158d4:	lsr	r3, r3, #5
   158d8:	orrs	r2, r3, r2
   158dc:	movwne	r1, #1
   158e0:	movwne	r0, #1
   158e4:	cmp	r1, #0
   158e8:	beq	15918 <__lxstat64@plt+0x4974>
   158ec:	mvn	r2, #-2147483648	; 0x80000000
   158f0:	udiv	r2, r2, r1
   158f4:	cmp	r2, r0
   158f8:	bcs	15918 <__lxstat64@plt+0x4974>
   158fc:	push	{fp, lr}
   15900:	mov	fp, sp
   15904:	bl	10ecc <__errno_location@plt>
   15908:	mov	r1, #12
   1590c:	str	r1, [r0]
   15910:	mov	r0, #0
   15914:	pop	{fp, pc}
   15918:	b	10d58 <calloc@plt>
   1591c:	cmp	r0, #0
   15920:	movweq	r0, #1
   15924:	cmn	r0, #1
   15928:	ble	15930 <__lxstat64@plt+0x498c>
   1592c:	b	10e60 <malloc@plt>
   15930:	push	{fp, lr}
   15934:	mov	fp, sp
   15938:	bl	10ecc <__errno_location@plt>
   1593c:	mov	r1, #12
   15940:	str	r1, [r0]
   15944:	mov	r0, #0
   15948:	pop	{fp, pc}
   1594c:	push	{fp, lr}
   15950:	mov	fp, sp
   15954:	cmp	r0, #0
   15958:	beq	15974 <__lxstat64@plt+0x49d0>
   1595c:	cmp	r1, #0
   15960:	beq	15980 <__lxstat64@plt+0x49dc>
   15964:	cmn	r1, #1
   15968:	ble	1598c <__lxstat64@plt+0x49e8>
   1596c:	pop	{fp, lr}
   15970:	b	10ddc <realloc@plt>
   15974:	mov	r0, r1
   15978:	pop	{fp, lr}
   1597c:	b	1591c <__lxstat64@plt+0x4978>
   15980:	bl	15b1c <__lxstat64@plt+0x4b78>
   15984:	mov	r0, #0
   15988:	pop	{fp, pc}
   1598c:	bl	10ecc <__errno_location@plt>
   15990:	mov	r1, #12
   15994:	str	r1, [r0]
   15998:	mov	r0, #0
   1599c:	pop	{fp, pc}
   159a0:	push	{r4, r5, r6, sl, fp, lr}
   159a4:	add	fp, sp, #16
   159a8:	mov	r4, r0
   159ac:	bl	10e3c <__fpending@plt>
   159b0:	ldr	r6, [r4]
   159b4:	mov	r5, r0
   159b8:	mov	r0, r4
   159bc:	bl	15a24 <__lxstat64@plt+0x4a80>
   159c0:	tst	r6, #32
   159c4:	bne	159fc <__lxstat64@plt+0x4a58>
   159c8:	cmp	r0, #0
   159cc:	mov	r4, r0
   159d0:	mvnne	r4, #0
   159d4:	cmp	r5, #0
   159d8:	bne	15a08 <__lxstat64@plt+0x4a64>
   159dc:	cmp	r0, #0
   159e0:	beq	15a08 <__lxstat64@plt+0x4a64>
   159e4:	bl	10ecc <__errno_location@plt>
   159e8:	ldr	r0, [r0]
   159ec:	subs	r4, r0, #9
   159f0:	mvnne	r4, #0
   159f4:	mov	r0, r4
   159f8:	pop	{r4, r5, r6, sl, fp, pc}
   159fc:	mvn	r4, #0
   15a00:	cmp	r0, #0
   15a04:	beq	15a10 <__lxstat64@plt+0x4a6c>
   15a08:	mov	r0, r4
   15a0c:	pop	{r4, r5, r6, sl, fp, pc}
   15a10:	bl	10ecc <__errno_location@plt>
   15a14:	mov	r1, #0
   15a18:	str	r1, [r0]
   15a1c:	mov	r0, r4
   15a20:	pop	{r4, r5, r6, sl, fp, pc}
   15a24:	push	{r4, r5, r6, sl, fp, lr}
   15a28:	add	fp, sp, #16
   15a2c:	sub	sp, sp, #8
   15a30:	mov	r4, r0
   15a34:	bl	10f08 <fileno@plt>
   15a38:	cmn	r0, #1
   15a3c:	ble	15ab0 <__lxstat64@plt+0x4b0c>
   15a40:	mov	r0, r4
   15a44:	bl	10e84 <__freading@plt>
   15a48:	cmp	r0, #0
   15a4c:	beq	15a78 <__lxstat64@plt+0x4ad4>
   15a50:	mov	r0, r4
   15a54:	bl	10f08 <fileno@plt>
   15a58:	mov	r1, #1
   15a5c:	mov	r2, #0
   15a60:	mov	r3, #0
   15a64:	str	r1, [sp]
   15a68:	bl	10e24 <lseek64@plt>
   15a6c:	and	r0, r0, r1
   15a70:	cmn	r0, #1
   15a74:	beq	15ab0 <__lxstat64@plt+0x4b0c>
   15a78:	mov	r0, r4
   15a7c:	bl	15ac0 <__lxstat64@plt+0x4b1c>
   15a80:	cmp	r0, #0
   15a84:	beq	15ab0 <__lxstat64@plt+0x4b0c>
   15a88:	bl	10ecc <__errno_location@plt>
   15a8c:	ldr	r6, [r0]
   15a90:	mov	r5, r0
   15a94:	mov	r0, r4
   15a98:	bl	10f20 <fclose@plt>
   15a9c:	cmp	r6, #0
   15aa0:	strne	r6, [r5]
   15aa4:	mvnne	r0, #0
   15aa8:	sub	sp, fp, #16
   15aac:	pop	{r4, r5, r6, sl, fp, pc}
   15ab0:	mov	r0, r4
   15ab4:	sub	sp, fp, #16
   15ab8:	pop	{r4, r5, r6, sl, fp, lr}
   15abc:	b	10f20 <fclose@plt>
   15ac0:	push	{r4, sl, fp, lr}
   15ac4:	add	fp, sp, #8
   15ac8:	sub	sp, sp, #8
   15acc:	mov	r4, r0
   15ad0:	cmp	r0, #0
   15ad4:	beq	15b0c <__lxstat64@plt+0x4b68>
   15ad8:	mov	r0, r4
   15adc:	bl	10e84 <__freading@plt>
   15ae0:	cmp	r0, #0
   15ae4:	beq	15b0c <__lxstat64@plt+0x4b68>
   15ae8:	ldrb	r0, [r4, #1]
   15aec:	tst	r0, #1
   15af0:	beq	15b0c <__lxstat64@plt+0x4b68>
   15af4:	mov	r0, #1
   15af8:	mov	r2, #0
   15afc:	mov	r3, #0
   15b00:	str	r0, [sp]
   15b04:	mov	r0, r4
   15b08:	bl	15b44 <__lxstat64@plt+0x4ba0>
   15b0c:	mov	r0, r4
   15b10:	sub	sp, fp, #8
   15b14:	pop	{r4, sl, fp, lr}
   15b18:	b	10d94 <fflush@plt>
   15b1c:	push	{r4, r5, r6, sl, fp, lr}
   15b20:	add	fp, sp, #16
   15b24:	mov	r4, r0
   15b28:	bl	10ecc <__errno_location@plt>
   15b2c:	ldr	r6, [r0]
   15b30:	mov	r5, r0
   15b34:	mov	r0, r4
   15b38:	bl	10da0 <free@plt>
   15b3c:	str	r6, [r5]
   15b40:	pop	{r4, r5, r6, sl, fp, pc}
   15b44:	push	{r4, r5, r6, r7, fp, lr}
   15b48:	add	fp, sp, #16
   15b4c:	sub	sp, sp, #8
   15b50:	mov	r4, r0
   15b54:	ldr	r0, [r0, #4]
   15b58:	mov	r5, r3
   15b5c:	mov	r6, r2
   15b60:	ldr	r1, [r4, #8]
   15b64:	cmp	r1, r0
   15b68:	bne	15b84 <__lxstat64@plt+0x4be0>
   15b6c:	ldrd	r0, [r4, #16]
   15b70:	cmp	r1, r0
   15b74:	bne	15b84 <__lxstat64@plt+0x4be0>
   15b78:	ldr	r0, [r4, #36]	; 0x24
   15b7c:	cmp	r0, #0
   15b80:	beq	15b9c <__lxstat64@plt+0x4bf8>
   15b84:	mov	r0, r4
   15b88:	mov	r2, r6
   15b8c:	mov	r3, r5
   15b90:	sub	sp, fp, #16
   15b94:	pop	{r4, r5, r6, r7, fp, lr}
   15b98:	b	10f2c <fseeko64@plt>
   15b9c:	ldr	r7, [fp, #8]
   15ba0:	mov	r0, r4
   15ba4:	bl	10f08 <fileno@plt>
   15ba8:	mov	r2, r6
   15bac:	mov	r3, r5
   15bb0:	str	r7, [sp]
   15bb4:	bl	10e24 <lseek64@plt>
   15bb8:	and	r2, r0, r1
   15bbc:	cmn	r2, #1
   15bc0:	beq	15be0 <__lxstat64@plt+0x4c3c>
   15bc4:	strd	r0, [r4, #80]	; 0x50
   15bc8:	ldr	r0, [r4]
   15bcc:	bic	r0, r0, #16
   15bd0:	str	r0, [r4]
   15bd4:	mov	r0, #0
   15bd8:	sub	sp, fp, #16
   15bdc:	pop	{r4, r5, r6, r7, fp, pc}
   15be0:	mvn	r0, #0
   15be4:	sub	sp, fp, #16
   15be8:	pop	{r4, r5, r6, r7, fp, pc}
   15bec:	push	{fp, lr}
   15bf0:	mov	fp, sp
   15bf4:	mov	r0, #14
   15bf8:	bl	10f50 <nl_langinfo@plt>
   15bfc:	movw	r1, #24696	; 0x6078
   15c00:	cmp	r0, #0
   15c04:	movt	r1, #1
   15c08:	movne	r1, r0
   15c0c:	movw	r0, #28801	; 0x7081
   15c10:	ldrb	r2, [r1]
   15c14:	movt	r0, #1
   15c18:	cmp	r2, #0
   15c1c:	movne	r0, r1
   15c20:	pop	{fp, pc}
   15c24:	push	{r4, r5, r6, r7, fp, lr}
   15c28:	add	fp, sp, #16
   15c2c:	sub	sp, sp, #8
   15c30:	cmp	r0, #0
   15c34:	add	r5, sp, #4
   15c38:	mov	r7, r2
   15c3c:	mov	r4, r1
   15c40:	movne	r5, r0
   15c44:	mov	r0, r5
   15c48:	bl	10e48 <mbrtowc@plt>
   15c4c:	mov	r6, r0
   15c50:	cmp	r7, #0
   15c54:	beq	15c7c <__lxstat64@plt+0x4cd8>
   15c58:	cmn	r6, #2
   15c5c:	bcc	15c7c <__lxstat64@plt+0x4cd8>
   15c60:	mov	r0, #0
   15c64:	bl	15cc4 <__lxstat64@plt+0x4d20>
   15c68:	cmp	r0, #0
   15c6c:	bne	15c7c <__lxstat64@plt+0x4cd8>
   15c70:	ldrb	r0, [r4]
   15c74:	mov	r6, #1
   15c78:	str	r0, [r5]
   15c7c:	mov	r0, r6
   15c80:	sub	sp, fp, #16
   15c84:	pop	{r4, r5, r6, r7, fp, pc}
   15c88:	cmp	r2, #0
   15c8c:	beq	15cbc <__lxstat64@plt+0x4d18>
   15c90:	mvn	r3, #0
   15c94:	udiv	r3, r3, r2
   15c98:	cmp	r3, r1
   15c9c:	bcs	15cbc <__lxstat64@plt+0x4d18>
   15ca0:	push	{fp, lr}
   15ca4:	mov	fp, sp
   15ca8:	bl	10ecc <__errno_location@plt>
   15cac:	mov	r1, #12
   15cb0:	str	r1, [r0]
   15cb4:	mov	r0, #0
   15cb8:	pop	{fp, pc}
   15cbc:	mul	r1, r2, r1
   15cc0:	b	1594c <__lxstat64@plt+0x49a8>
   15cc4:	push	{r4, sl, fp, lr}
   15cc8:	add	fp, sp, #8
   15ccc:	sub	sp, sp, #264	; 0x108
   15cd0:	add	r1, sp, #7
   15cd4:	movw	r2, #257	; 0x101
   15cd8:	bl	15d30 <__lxstat64@plt+0x4d8c>
   15cdc:	mov	r4, #0
   15ce0:	cmp	r0, #0
   15ce4:	bne	15d24 <__lxstat64@plt+0x4d80>
   15ce8:	movw	r1, #28807	; 0x7087
   15cec:	add	r0, sp, #7
   15cf0:	mov	r2, #2
   15cf4:	movt	r1, #1
   15cf8:	bl	10eb4 <bcmp@plt>
   15cfc:	cmp	r0, #0
   15d00:	beq	15d24 <__lxstat64@plt+0x4d80>
   15d04:	movw	r1, #28809	; 0x7089
   15d08:	add	r0, sp, #7
   15d0c:	mov	r2, #6
   15d10:	movt	r1, #1
   15d14:	bl	10eb4 <bcmp@plt>
   15d18:	cmp	r0, #0
   15d1c:	mov	r4, r0
   15d20:	movwne	r4, #1
   15d24:	mov	r0, r4
   15d28:	sub	sp, fp, #8
   15d2c:	pop	{r4, sl, fp, pc}
   15d30:	push	{r4, r5, r6, r7, fp, lr}
   15d34:	add	fp, sp, #16
   15d38:	mov	r4, r1
   15d3c:	mov	r1, #0
   15d40:	mov	r6, r2
   15d44:	bl	10f38 <setlocale@plt>
   15d48:	cmp	r0, #0
   15d4c:	beq	15d7c <__lxstat64@plt+0x4dd8>
   15d50:	mov	r7, r0
   15d54:	bl	10ec0 <strlen@plt>
   15d58:	cmp	r0, r6
   15d5c:	bcs	15d98 <__lxstat64@plt+0x4df4>
   15d60:	add	r2, r0, #1
   15d64:	mov	r0, r4
   15d68:	mov	r1, r7
   15d6c:	bl	10db8 <memcpy@plt>
   15d70:	mov	r5, #0
   15d74:	mov	r0, r5
   15d78:	pop	{r4, r5, r6, r7, fp, pc}
   15d7c:	mov	r5, #22
   15d80:	cmp	r6, #0
   15d84:	beq	15dc0 <__lxstat64@plt+0x4e1c>
   15d88:	mov	r0, #0
   15d8c:	strb	r0, [r4]
   15d90:	mov	r0, r5
   15d94:	pop	{r4, r5, r6, r7, fp, pc}
   15d98:	mov	r5, #34	; 0x22
   15d9c:	cmp	r6, #0
   15da0:	beq	15dc0 <__lxstat64@plt+0x4e1c>
   15da4:	sub	r6, r6, #1
   15da8:	mov	r0, r4
   15dac:	mov	r1, r7
   15db0:	mov	r2, r6
   15db4:	bl	10db8 <memcpy@plt>
   15db8:	mov	r0, #0
   15dbc:	strb	r0, [r4, r6]
   15dc0:	mov	r0, r5
   15dc4:	pop	{r4, r5, r6, r7, fp, pc}
   15dc8:	mov	r1, #0
   15dcc:	b	10f38 <setlocale@plt>
   15dd0:	cmp	r3, #0
   15dd4:	cmpeq	r2, #0
   15dd8:	bne	15df0 <__lxstat64@plt+0x4e4c>
   15ddc:	cmp	r1, #0
   15de0:	cmpeq	r0, #0
   15de4:	mvnne	r1, #0
   15de8:	mvnne	r0, #0
   15dec:	b	15e0c <__lxstat64@plt+0x4e68>
   15df0:	sub	sp, sp, #8
   15df4:	push	{sp, lr}
   15df8:	bl	15e1c <__lxstat64@plt+0x4e78>
   15dfc:	ldr	lr, [sp, #4]
   15e00:	add	sp, sp, #8
   15e04:	pop	{r2, r3}
   15e08:	bx	lr
   15e0c:	push	{r1, lr}
   15e10:	mov	r0, #8
   15e14:	bl	10d70 <raise@plt>
   15e18:	pop	{r1, pc}
   15e1c:	cmp	r1, r3
   15e20:	cmpeq	r0, r2
   15e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e28:	mov	r4, r0
   15e2c:	movcc	r0, #0
   15e30:	mov	r5, r1
   15e34:	ldr	lr, [sp, #36]	; 0x24
   15e38:	movcc	r1, r0
   15e3c:	bcc	15f38 <__lxstat64@plt+0x4f94>
   15e40:	cmp	r3, #0
   15e44:	clzeq	ip, r2
   15e48:	clzne	ip, r3
   15e4c:	addeq	ip, ip, #32
   15e50:	cmp	r5, #0
   15e54:	clzeq	r1, r4
   15e58:	addeq	r1, r1, #32
   15e5c:	clzne	r1, r5
   15e60:	sub	ip, ip, r1
   15e64:	sub	sl, ip, #32
   15e68:	lsl	r9, r3, ip
   15e6c:	rsb	fp, ip, #32
   15e70:	orr	r9, r9, r2, lsl sl
   15e74:	orr	r9, r9, r2, lsr fp
   15e78:	lsl	r8, r2, ip
   15e7c:	cmp	r5, r9
   15e80:	cmpeq	r4, r8
   15e84:	movcc	r0, #0
   15e88:	movcc	r1, r0
   15e8c:	bcc	15ea8 <__lxstat64@plt+0x4f04>
   15e90:	mov	r0, #1
   15e94:	subs	r4, r4, r8
   15e98:	lsl	r1, r0, sl
   15e9c:	orr	r1, r1, r0, lsr fp
   15ea0:	lsl	r0, r0, ip
   15ea4:	sbc	r5, r5, r9
   15ea8:	cmp	ip, #0
   15eac:	beq	15f38 <__lxstat64@plt+0x4f94>
   15eb0:	lsr	r6, r8, #1
   15eb4:	orr	r6, r6, r9, lsl #31
   15eb8:	lsr	r7, r9, #1
   15ebc:	mov	r2, ip
   15ec0:	b	15ee4 <__lxstat64@plt+0x4f40>
   15ec4:	subs	r3, r4, r6
   15ec8:	sbc	r8, r5, r7
   15ecc:	adds	r3, r3, r3
   15ed0:	adc	r8, r8, r8
   15ed4:	adds	r4, r3, #1
   15ed8:	adc	r5, r8, #0
   15edc:	subs	r2, r2, #1
   15ee0:	beq	15f00 <__lxstat64@plt+0x4f5c>
   15ee4:	cmp	r5, r7
   15ee8:	cmpeq	r4, r6
   15eec:	bcs	15ec4 <__lxstat64@plt+0x4f20>
   15ef0:	adds	r4, r4, r4
   15ef4:	adc	r5, r5, r5
   15ef8:	subs	r2, r2, #1
   15efc:	bne	15ee4 <__lxstat64@plt+0x4f40>
   15f00:	lsr	r3, r4, ip
   15f04:	orr	r3, r3, r5, lsl fp
   15f08:	lsr	r2, r5, ip
   15f0c:	orr	r3, r3, r5, lsr sl
   15f10:	adds	r0, r0, r4
   15f14:	mov	r4, r3
   15f18:	lsl	r3, r2, ip
   15f1c:	orr	r3, r3, r4, lsl sl
   15f20:	lsl	ip, r4, ip
   15f24:	orr	r3, r3, r4, lsr fp
   15f28:	adc	r1, r1, r5
   15f2c:	subs	r0, r0, ip
   15f30:	mov	r5, r2
   15f34:	sbc	r1, r1, r3
   15f38:	cmp	lr, #0
   15f3c:	strdne	r4, [lr]
   15f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f48:	mov	r7, r0
   15f4c:	ldr	r6, [pc, #72]	; 15f9c <__lxstat64@plt+0x4ff8>
   15f50:	ldr	r5, [pc, #72]	; 15fa0 <__lxstat64@plt+0x4ffc>
   15f54:	add	r6, pc, r6
   15f58:	add	r5, pc, r5
   15f5c:	sub	r6, r6, r5
   15f60:	mov	r8, r1
   15f64:	mov	r9, r2
   15f68:	bl	10d38 <calloc@plt-0x20>
   15f6c:	asrs	r6, r6, #2
   15f70:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15f74:	mov	r4, #0
   15f78:	add	r4, r4, #1
   15f7c:	ldr	r3, [r5], #4
   15f80:	mov	r2, r9
   15f84:	mov	r1, r8
   15f88:	mov	r0, r7
   15f8c:	blx	r3
   15f90:	cmp	r6, r4
   15f94:	bne	15f78 <__lxstat64@plt+0x4fd4>
   15f98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15f9c:			; <UNDEFINED> instruction: 0x00011fb0
   15fa0:	andeq	r1, r1, r8, lsr #31
   15fa4:	bx	lr
   15fa8:	ldr	r3, [pc, #12]	; 15fbc <__lxstat64@plt+0x5018>
   15fac:	mov	r1, #0
   15fb0:	add	r3, pc, r3
   15fb4:	ldr	r2, [r3]
   15fb8:	b	10ed8 <__cxa_atexit@plt>
   15fbc:	andeq	r2, r1, r4, lsr #2

Disassembly of section .fini:

00015fc0 <.fini>:
   15fc0:	push	{r3, lr}
   15fc4:	pop	{r3, pc}
