<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\impl\gwsynthesis\SiPMulator_final_v2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\pulso_SiPM.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\SiPMulator_final_v2\src\SiPMulator_uart.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 10 15:43:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>722</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>578</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>n6_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>digitalController/n6_s2/F </td>
</tr>
<tr>
<td>3</td>
<td>DA1_SCLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mainDivider/fClkInternal_s1/Q </td>
</tr>
<tr>
<td>4</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>88.926(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n6_6</td>
<td>100.000(MHz)</td>
<td>109.758(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>DA1_SCLK_d</td>
<td>100.000(MHz)</td>
<td>316.625(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td style="color: #FF0000;" class = "error">98.852(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>-0.202</td>
<td>1</td>
</tr>
<tr>
<td>n6_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n6_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DA1_SCLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DA1_SCLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.375</td>
<td>3</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.145</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>10.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.121</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>10.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.110</td>
<td>u_lfsr_ms_timer/lfsr_q_13_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>10.046</td>
</tr>
<tr>
<td>4</td>
<td>0.209</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>9.728</td>
</tr>
<tr>
<td>5</td>
<td>0.297</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_7_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>9.639</td>
</tr>
<tr>
<td>6</td>
<td>0.393</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>9.543</td>
</tr>
<tr>
<td>7</td>
<td>0.449</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_3_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>9.487</td>
</tr>
<tr>
<td>8</td>
<td>0.889</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_29_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.076</td>
</tr>
<tr>
<td>9</td>
<td>1.079</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_31_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.886</td>
</tr>
<tr>
<td>10</td>
<td>1.079</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_30_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.886</td>
</tr>
<tr>
<td>11</td>
<td>1.180</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/sel2_1_s1/D</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.773</td>
</tr>
<tr>
<td>12</td>
<td>1.321</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0/Q</td>
<td>valueCounter/pulso_actual_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.632</td>
</tr>
<tr>
<td>13</td>
<td>1.321</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0/Q</td>
<td>valueCounter/pulso_actual_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.632</td>
</tr>
<tr>
<td>14</td>
<td>1.351</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_27_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.614</td>
</tr>
<tr>
<td>15</td>
<td>1.402</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/sel2_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.551</td>
</tr>
<tr>
<td>16</td>
<td>1.402</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/sel2_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.551</td>
</tr>
<tr>
<td>17</td>
<td>1.554</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/sel2_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.425</td>
<td>-1.599</td>
<td>1.400</td>
</tr>
<tr>
<td>18</td>
<td>1.673</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_28_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.292</td>
</tr>
<tr>
<td>19</td>
<td>1.767</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_26_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.198</td>
</tr>
<tr>
<td>20</td>
<td>2.150</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_25_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>21</td>
<td>2.231</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_24_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.734</td>
</tr>
<tr>
<td>22</td>
<td>2.462</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_21_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>23</td>
<td>2.843</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_22_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.122</td>
</tr>
<tr>
<td>24</td>
<td>2.843</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_23_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.122</td>
</tr>
<tr>
<td>25</td>
<td>3.338</td>
<td>digitalController/index_0_s0/Q</td>
<td>digitalController/index_20_s0/D</td>
<td>n6_6:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.627</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.797</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
<td>valueCounter/sel2_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.791</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/pulso_actual_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.791</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/pulso_actual_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.789</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
<td>valueCounter/sel2_1_s1/D</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.660</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
<td>valueCounter/sel2_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.660</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
<td>valueCounter/sel2_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.202</td>
<td>rx_i_ibuf/I</td>
<td>uart_echo32_gen/U_RX/rx_sync0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>3.392</td>
</tr>
<tr>
<td>8</td>
<td>0.319</td>
<td>valueCounter/done_sync_s0/Q</td>
<td>valueCounter/done_rise_s0/RESET</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>9</td>
<td>0.321</td>
<td>uart_echo32_gen/U_CTRL/widx_3_s2/Q</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>10</td>
<td>0.321</td>
<td>uart_echo32_gen/U_CTRL/widx_0_s2/Q</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>11</td>
<td>0.322</td>
<td>valueCounter/done_rise_s0/Q</td>
<td>valueCounter/idx_1_s0/CE</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.322</td>
<td>valueCounter/done_rise_s0/Q</td>
<td>valueCounter/idx_4_s0/CE</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.324</td>
<td>uart_echo32_gen/U_CTRL/widx_2_s2/Q</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>14</td>
<td>0.327</td>
<td>u_lfsr_ms_timer/tick_1ms_s0/Q</td>
<td>u_lfsr_ms_timer/o_tgl_s0/CE</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>15</td>
<td>0.327</td>
<td>uart_echo32_gen/U_CTRL/state_4_s0/Q</td>
<td>uart_echo32_gen/U_CTRL/buf_we_i_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>mainDivider/cValue_3_s0/Q</td>
<td>mainDivider/cValue_3_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>mainDivider/cValue_9_s0/Q</td>
<td>mainDivider/cValue_9_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>mainDivider/cValue_15_s0/Q</td>
<td>mainDivider/cValue_15_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0/Q</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0/Q</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0/Q</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0/D</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_txdrv/cnt_7_s1/Q</td>
<td>u_txdrv/cnt_7_s1/D</td>
<td>DA1_SCLK_d:[R]</td>
<td>DA1_SCLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/Q</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2/Q</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.654</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/SYNC_s0/PRESET</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>1.849</td>
</tr>
<tr>
<td>2</td>
<td>9.572</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_0_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.931</td>
</tr>
<tr>
<td>3</td>
<td>9.572</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_1_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.931</td>
</tr>
<tr>
<td>4</td>
<td>9.572</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_2_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.931</td>
</tr>
<tr>
<td>5</td>
<td>9.572</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_3_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.931</td>
</tr>
<tr>
<td>6</td>
<td>9.572</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_8_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.931</td>
</tr>
<tr>
<td>7</td>
<td>9.579</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/stCur_1_s1/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.924</td>
</tr>
<tr>
<td>8</td>
<td>9.579</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/stCur_0_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.924</td>
</tr>
<tr>
<td>9</td>
<td>9.579</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_27_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.924</td>
</tr>
<tr>
<td>10</td>
<td>9.579</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_29_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.924</td>
</tr>
<tr>
<td>11</td>
<td>9.583</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_4_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.920</td>
</tr>
<tr>
<td>12</td>
<td>9.583</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_5_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.920</td>
</tr>
<tr>
<td>13</td>
<td>9.583</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_6_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.920</td>
</tr>
<tr>
<td>14</td>
<td>9.583</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_7_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.920</td>
</tr>
<tr>
<td>15</td>
<td>9.760</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_9_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.743</td>
</tr>
<tr>
<td>16</td>
<td>9.760</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_12_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.743</td>
</tr>
<tr>
<td>17</td>
<td>9.822</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_10_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.681</td>
</tr>
<tr>
<td>18</td>
<td>9.822</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_11_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.681</td>
</tr>
<tr>
<td>19</td>
<td>9.822</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_30_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.681</td>
</tr>
<tr>
<td>20</td>
<td>9.822</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_31_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.681</td>
</tr>
<tr>
<td>21</td>
<td>9.831</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_17_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.672</td>
</tr>
<tr>
<td>22</td>
<td>9.831</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_16_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.672</td>
</tr>
<tr>
<td>23</td>
<td>9.831</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_15_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.672</td>
</tr>
<tr>
<td>24</td>
<td>9.831</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_14_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.672</td>
</tr>
<tr>
<td>25</td>
<td>9.837</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/DONE_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>10.000</td>
<td>-0.573</td>
<td>0.666</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.013</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_12_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.013</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_9_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.012</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_18_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.007</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_19_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.007</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_20_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.007</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_22_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.007</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_23_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.001</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_21_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.470</td>
</tr>
<tr>
<td>9</td>
<td>0.001</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_24_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.470</td>
</tr>
<tr>
<td>10</td>
<td>0.001</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_25_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.470</td>
</tr>
<tr>
<td>11</td>
<td>0.001</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_26_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.470</td>
</tr>
<tr>
<td>12</td>
<td>0.001</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_28_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.470</td>
</tr>
<tr>
<td>13</td>
<td>0.002</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/DONE_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.002</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_13_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.472</td>
</tr>
<tr>
<td>15</td>
<td>0.005</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_14_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.475</td>
</tr>
<tr>
<td>16</td>
<td>0.005</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_15_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.475</td>
</tr>
<tr>
<td>17</td>
<td>0.005</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_16_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.475</td>
</tr>
<tr>
<td>18</td>
<td>0.005</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_17_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.475</td>
</tr>
<tr>
<td>19</td>
<td>0.006</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_10_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.476</td>
</tr>
<tr>
<td>20</td>
<td>0.006</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_11_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.476</td>
</tr>
<tr>
<td>21</td>
<td>0.006</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_30_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.476</td>
</tr>
<tr>
<td>22</td>
<td>0.006</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_31_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.476</td>
</tr>
<tr>
<td>23</td>
<td>0.128</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_29_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.598</td>
</tr>
<tr>
<td>24</td>
<td>0.128</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/index_27_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.598</td>
</tr>
<tr>
<td>25</td>
<td>0.128</td>
<td>u_txdrv/rst_out_s0/Q</td>
<td>digitalController/stCur_0_s0/CLEAR</td>
<td>DA1_SCLK_d:[R]</td>
<td>n6_6:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.598</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_19_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/stCur_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/SYNC_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/stCur_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/DONE_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.849</td>
<td>3.849</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>n6_6</td>
<td>digitalController/index_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[3][B]</td>
<td>u_lfsr_ms_timer/n284_s1/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s1/F</td>
</tr>
<tr>
<td>16.439</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_lfsr_ms_timer/n285_s0/I2</td>
</tr>
<tr>
<td>17.009</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n285_s0/F</td>
</tr>
<tr>
<td>17.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.970, 49.300%; route: 4.879, 48.398%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.570</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>u_lfsr_ms_timer/n288_s2/I2</td>
</tr>
<tr>
<td>16.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n288_s2/F</td>
</tr>
<tr>
<td>16.436</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_lfsr_ms_timer/n288_s0/I2</td>
</tr>
<tr>
<td>16.985</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n288_s0/F</td>
</tr>
<tr>
<td>16.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.949, 49.209%; route: 4.876, 48.484%; tC2Q: 0.232, 2.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td>u_lfsr_ms_timer/lfsr_q_13_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R33C29[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_13_s0/Q</td>
</tr>
<tr>
<td>7.588</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>u_lfsr_ms_timer/n287_s20/I0</td>
</tr>
<tr>
<td>8.041</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s20/F</td>
</tr>
<tr>
<td>8.302</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>u_lfsr_ms_timer/n287_s11/I3</td>
</tr>
<tr>
<td>8.819</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s11/F</td>
</tr>
<tr>
<td>9.225</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>u_lfsr_ms_timer/n284_s38/I1</td>
</tr>
<tr>
<td>9.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s38/F</td>
</tr>
<tr>
<td>10.131</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_lfsr_ms_timer/n287_s18/I0</td>
</tr>
<tr>
<td>10.686</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s18/F</td>
</tr>
<tr>
<td>11.087</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>u_lfsr_ms_timer/n284_s28/I1</td>
</tr>
<tr>
<td>11.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C31[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s28/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_lfsr_ms_timer/n284_s17/I3</td>
</tr>
<tr>
<td>12.329</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s17/F</td>
</tr>
<tr>
<td>13.145</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[3][A]</td>
<td>u_lfsr_ms_timer/n284_s24/I0</td>
</tr>
<tr>
<td>13.516</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[3][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s24/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>u_lfsr_ms_timer/n284_s14/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s14/F</td>
</tr>
<tr>
<td>13.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>u_lfsr_ms_timer/n284_s8/I0</td>
</tr>
<tr>
<td>14.501</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R31C27[1][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s8/F</td>
</tr>
<tr>
<td>14.931</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>u_lfsr_ms_timer/n284_s9/I1</td>
</tr>
<tr>
<td>15.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s9/F</td>
</tr>
<tr>
<td>15.491</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>u_lfsr_ms_timer/n284_s2/I2</td>
</tr>
<tr>
<td>16.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s2/F</td>
</tr>
<tr>
<td>16.425</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s0/I1</td>
</tr>
<tr>
<td>16.974</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s0/F</td>
</tr>
<tr>
<td>16.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.831, 58.041%; route: 3.983, 39.649%; tC2Q: 0.232, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.560</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[1][B]</td>
<td>u_lfsr_ms_timer/n289_s1/I1</td>
</tr>
<tr>
<td>16.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[1][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n289_s1/F</td>
</tr>
<tr>
<td>16.194</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>u_lfsr_ms_timer/n289_s0/I1</td>
</tr>
<tr>
<td>16.656</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n289_s0/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.871, 50.072%; route: 4.625, 47.543%; tC2Q: 0.232, 2.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[3][B]</td>
<td>u_lfsr_ms_timer/n284_s1/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s1/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>u_lfsr_ms_timer/n286_s0/I3</td>
</tr>
<tr>
<td>16.568</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s0/F</td>
</tr>
<tr>
<td>16.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.771, 49.495%; route: 4.636, 48.098%; tC2Q: 0.232, 2.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>u_lfsr_ms_timer/n287_s2/I3</td>
</tr>
<tr>
<td>15.853</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s2/F</td>
</tr>
<tr>
<td>16.101</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>u_lfsr_ms_timer/n287_s0/I1</td>
</tr>
<tr>
<td>16.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s0/F</td>
</tr>
<tr>
<td>16.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>u_lfsr_ms_timer/ms_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 50.663%; route: 4.476, 46.906%; tC2Q: 0.232, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_lfsr_ms_timer/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/lfsr_q_11_s0/Q</td>
</tr>
<tr>
<td>7.585</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_lfsr_ms_timer/n287_s22/I2</td>
</tr>
<tr>
<td>7.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s22/F</td>
</tr>
<tr>
<td>8.378</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_lfsr_ms_timer/n287_s13/I2</td>
</tr>
<tr>
<td>8.749</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R33C28[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s13/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td>u_lfsr_ms_timer/n287_s7/I3</td>
</tr>
<tr>
<td>9.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s7/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>u_lfsr_ms_timer/n287_s17/I0</td>
</tr>
<tr>
<td>10.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n287_s17/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[3][B]</td>
<td>u_lfsr_ms_timer/n284_s27/I3</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s27/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_lfsr_ms_timer/n286_s12/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s12/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>u_lfsr_ms_timer/n286_s18/I0</td>
</tr>
<tr>
<td>13.146</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s18/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>u_lfsr_ms_timer/n286_s5/I2</td>
</tr>
<tr>
<td>14.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n286_s5/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_lfsr_ms_timer/n284_s6/I2</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n284_s6/F</td>
</tr>
<tr>
<td>15.410</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>u_lfsr_ms_timer/n290_s2/I2</td>
</tr>
<tr>
<td>15.872</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n290_s2/F</td>
</tr>
<tr>
<td>16.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_lfsr_ms_timer/n290_s0/I2</td>
</tr>
<tr>
<td>16.415</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n290_s0/F</td>
</tr>
<tr>
<td>16.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.628</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.900</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>16.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.780, 50.384%; route: 4.475, 47.170%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>digitalController/n54_s7/I3</td>
</tr>
<tr>
<td>10.755</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s7/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>digitalController/n52_s7/I2</td>
</tr>
<tr>
<td>11.552</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n52_s7/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/n52_s8/I0</td>
</tr>
<tr>
<td>12.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n52_s8/F</td>
</tr>
<tr>
<td>12.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.657, 62.330%; route: 3.187, 35.114%; tC2Q: 0.232, 2.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>digitalController/n54_s7/I3</td>
</tr>
<tr>
<td>10.755</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s7/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>digitalController/n51_s7/I3</td>
</tr>
<tr>
<td>11.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">digitalController/n51_s7/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/n50_s6/I1</td>
</tr>
<tr>
<td>11.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n50_s6/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.479, 61.658%; route: 3.175, 35.731%; tC2Q: 0.232, 2.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>digitalController/n54_s7/I3</td>
</tr>
<tr>
<td>10.755</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s7/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>digitalController/n51_s7/I3</td>
</tr>
<tr>
<td>11.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">digitalController/n51_s7/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/n51_s8/I1</td>
</tr>
<tr>
<td>11.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n51_s8/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.479, 61.658%; route: 3.175, 35.731%; tC2Q: 0.232, 2.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>154.328</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>valueCounter/sel2_1_s3/I2</td>
</tr>
<tr>
<td>154.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">valueCounter/sel2_1_s3/F</td>
</tr>
<tr>
<td>154.880</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/n57_s2/I2</td>
</tr>
<tr>
<td>155.251</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">valueCounter/n57_s2/F</td>
</tr>
<tr>
<td>155.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 51.882%; route: 0.621, 35.035%; tC2Q: 0.232, 13.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_0_s0/Q</td>
</tr>
<tr>
<td>154.396</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>valueCounter/n72_s0/I2</td>
</tr>
<tr>
<td>154.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">valueCounter/n72_s0/F</td>
</tr>
<tr>
<td>155.110</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">valueCounter/pulso_actual_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>valueCounter/pulso_actual_1_s0/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 34.917%; route: 0.830, 50.871%; tC2Q: 0.232, 14.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_0_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_0_s0/Q</td>
</tr>
<tr>
<td>154.396</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>valueCounter/n72_s0/I2</td>
</tr>
<tr>
<td>154.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">valueCounter/n72_s0/F</td>
</tr>
<tr>
<td>155.110</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">valueCounter/pulso_actual_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>valueCounter/pulso_actual_0_s0/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 34.917%; route: 0.830, 50.871%; tC2Q: 0.232, 14.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>digitalController/n54_s7/I3</td>
</tr>
<tr>
<td>10.755</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s7/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/n54_s8/I1</td>
</tr>
<tr>
<td>11.643</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.199, 60.359%; route: 3.183, 36.948%; tC2Q: 0.232, 2.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>154.328</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>valueCounter/sel2_1_s3/I2</td>
</tr>
<tr>
<td>154.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">valueCounter/sel2_1_s3/F</td>
</tr>
<tr>
<td>155.028</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 35.396%; route: 0.770, 49.646%; tC2Q: 0.232, 14.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>155.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>154.328</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>valueCounter/sel2_1_s3/I2</td>
</tr>
<tr>
<td>154.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">valueCounter/sel2_1_s3/F</td>
</tr>
<tr>
<td>155.028</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 35.396%; route: 0.770, 49.646%; tC2Q: 0.232, 14.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>154.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>150.236</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>153.477</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>153.709</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>154.328</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/n66_s3/I2</td>
</tr>
<tr>
<td>154.877</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" background: #97FFFF;">valueCounter/n66_s3/F</td>
</tr>
<tr>
<td>154.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>149.573</td>
<td>149.573</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>149.573</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>154.229</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>156.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1/CLK</td>
</tr>
<tr>
<td>156.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td>156.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 39.226%; route: 0.619, 44.198%; tC2Q: 0.232, 16.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>digitalController/n54_s7/I3</td>
</tr>
<tr>
<td>10.755</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n54_s7/F</td>
</tr>
<tr>
<td>10.772</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>digitalController/n53_s6/I1</td>
</tr>
<tr>
<td>11.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">digitalController/n53_s6/F</td>
</tr>
<tr>
<td>11.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>digitalController/index_28_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>digitalController/index_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.286, 63.750%; route: 2.774, 33.452%; tC2Q: 0.232, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>digitalController/n55_s7/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n55_s7/F</td>
</tr>
<tr>
<td>10.765</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>digitalController/n55_s8/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n55_s8/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>digitalController/index_26_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>digitalController/index_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.208, 63.531%; route: 2.758, 33.639%; tC2Q: 0.232, 2.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.295</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>digitalController/n56_s6/I1</td>
</tr>
<tr>
<td>10.844</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">digitalController/n56_s6/F</td>
</tr>
<tr>
<td>10.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>digitalController/index_25_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>digitalController/index_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.833, 61.844%; route: 2.750, 35.188%; tC2Q: 0.232, 2.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.570</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td>digitalController/n57_s7/I3</td>
</tr>
<tr>
<td>10.121</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s7/F</td>
</tr>
<tr>
<td>10.302</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>digitalController/n57_s8/I1</td>
</tr>
<tr>
<td>10.764</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n57_s8/F</td>
</tr>
<tr>
<td>10.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>digitalController/index_24_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>digitalController/index_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.746, 61.364%; route: 2.756, 35.636%; tC2Q: 0.232, 3.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.535</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>digitalController/n63_s7/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n63_s7/F</td>
</tr>
<tr>
<td>9.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>digitalController/n60_s7/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n60_s7/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>digitalController/n60_s8/I1</td>
</tr>
<tr>
<td>10.532</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">digitalController/n60_s8/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>digitalController/index_21_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>digitalController/index_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.296, 57.259%; route: 2.975, 39.648%; tC2Q: 0.232, 3.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[3][A]</td>
<td>digitalController/n62_s7/I3</td>
</tr>
<tr>
<td>8.881</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n62_s7/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>digitalController/n59_s7/I3</td>
</tr>
<tr>
<td>9.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C20[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n59_s7/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>digitalController/n59_s8/I1</td>
</tr>
<tr>
<td>10.152</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n59_s8/F</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>digitalController/index_22_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>digitalController/index_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 59.404%; route: 2.659, 37.339%; tC2Q: 0.232, 3.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[3][A]</td>
<td>digitalController/n62_s7/I3</td>
</tr>
<tr>
<td>8.881</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n62_s7/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>digitalController/n59_s7/I3</td>
</tr>
<tr>
<td>9.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C20[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n59_s7/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>digitalController/n58_s6/I1</td>
</tr>
<tr>
<td>10.152</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td style=" background: #97FFFF;">digitalController/n58_s6/F</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>digitalController/index_23_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>digitalController/index_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 59.404%; route: 2.659, 37.339%; tC2Q: 0.232, 3.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n6_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][B]</td>
<td>digitalController/n77_s7/I0</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n77_s7/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>digitalController/n74_s7/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C23[2][B]</td>
<td style=" background: #97FFFF;">digitalController/n74_s7/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>digitalController/n71_s7/I3</td>
</tr>
<tr>
<td>6.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">digitalController/n71_s7/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>digitalController/n68_s7/I3</td>
</tr>
<tr>
<td>7.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n68_s7/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][B]</td>
<td>digitalController/n65_s7/I3</td>
</tr>
<tr>
<td>8.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C21[3][B]</td>
<td style=" background: #97FFFF;">digitalController/n65_s7/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[3][A]</td>
<td>digitalController/n62_s7/I3</td>
</tr>
<tr>
<td>8.913</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C21[3][A]</td>
<td style=" background: #97FFFF;">digitalController/n62_s7/F</td>
</tr>
<tr>
<td>9.087</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>digitalController/n61_s6/I1</td>
</tr>
<tr>
<td>9.657</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" background: #97FFFF;">digitalController/n61_s6/F</td>
</tr>
<tr>
<td>9.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>digitalController/index_20_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>digitalController/index_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 57.670%; route: 2.573, 38.829%; tC2Q: 0.232, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
</tr>
<tr>
<td>4.185</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/n66_s3/I3</td>
</tr>
<tr>
<td>4.417</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" background: #97FFFF;">valueCounter/n66_s3/F</td>
</tr>
<tr>
<td>4.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.802%; route: 0.400, 47.991%; tC2Q: 0.202, 24.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>valueCounter/n72_s0/I0</td>
</tr>
<tr>
<td>4.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">valueCounter/n72_s0/F</td>
</tr>
<tr>
<td>4.423</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">valueCounter/pulso_actual_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>valueCounter/pulso_actual_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>valueCounter/pulso_actual_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.970%; route: 0.403, 47.988%; tC2Q: 0.202, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>valueCounter/n72_s0/I0</td>
</tr>
<tr>
<td>4.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">valueCounter/n72_s0/F</td>
</tr>
<tr>
<td>4.423</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">valueCounter/pulso_actual_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>valueCounter/pulso_actual_0_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>valueCounter/pulso_actual_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.970%; route: 0.403, 47.988%; tC2Q: 0.202, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_2_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/n57_s2/I1</td>
</tr>
<tr>
<td>4.425</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">valueCounter/n57_s2/F</td>
</tr>
<tr>
<td>4.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.233%; route: 0.276, 32.775%; tC2Q: 0.202, 23.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
</tr>
<tr>
<td>4.185</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>valueCounter/sel2_1_s3/I1</td>
</tr>
<tr>
<td>4.420</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">valueCounter/sel2_1_s3/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_1_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>valueCounter/sel2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.203%; route: 0.534, 54.993%; tC2Q: 0.202, 20.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/sel_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/sel_1_s0/Q</td>
</tr>
<tr>
<td>4.185</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>valueCounter/sel2_1_s3/I1</td>
</tr>
<tr>
<td>4.420</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">valueCounter/sel2_1_s3/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">valueCounter/sel2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>valueCounter/sel2_0_s1</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>valueCounter/sel2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.203%; route: 0.534, 54.993%; tC2Q: 0.202, 20.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_i_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_RX/rx_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tIn</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">rx_i_ibuf/I</td>
</tr>
<tr>
<td>3.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" background: #97FFFF;">rx_i_ibuf/O</td>
</tr>
<tr>
<td>3.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_RX/rx_sync0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td>uart_echo32_gen/U_RX/rx_sync0_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT44[B]</td>
<td>uart_echo32_gen/U_RX/rx_sync0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.392, 41.038%; route: 0.000, 0.000%; tC2Q: 2.000, 58.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>valueCounter/done_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/done_rise_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>valueCounter/done_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" font-weight:bold;">valueCounter/done_sync_s0/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">valueCounter/done_rise_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>valueCounter/done_rise_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>valueCounter/done_rise_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/widx_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>uart_echo32_gen/U_CTRL/widx_3_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C21[2][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/widx_3_s2/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>3.593</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/widx_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>uart_echo32_gen/U_CTRL/widx_0_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C21[0][B]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/widx_0_s2/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>3.593</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>valueCounter/done_rise_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/idx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>valueCounter/done_rise_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">valueCounter/done_rise_s0/Q</td>
</tr>
<tr>
<td>6.501</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">valueCounter/idx_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>valueCounter/idx_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>valueCounter/idx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>valueCounter/done_rise_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>valueCounter/idx_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>valueCounter/done_rise_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">valueCounter/done_rise_s0/Q</td>
</tr>
<tr>
<td>6.501</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td style=" font-weight:bold;">valueCounter/idx_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>valueCounter/idx_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>valueCounter/idx_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/widx_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>uart_echo32_gen/U_CTRL/widx_2_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/widx_2_s2/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>3.593</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21</td>
<td>uart_echo32_gen/U_BUF/bytes_out[0]_bytes_out[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/tick_1ms_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/o_tgl_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>u_lfsr_ms_timer/tick_1ms_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/tick_1ms_s0/Q</td>
</tr>
<tr>
<td>6.506</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/o_tgl_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>u_lfsr_ms_timer/o_tgl_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>u_lfsr_ms_timer/o_tgl_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.192%; tC2Q: 0.202, 59.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_CTRL/buf_we_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>uart_echo32_gen/U_CTRL/state_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/state_4_s0/Q</td>
</tr>
<tr>
<td>3.921</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/buf_we_i_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>uart_echo32_gen/U_CTRL/buf_we_i_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>uart_echo32_gen/U_CTRL/buf_we_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.192%; tC2Q: 0.202, 59.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>mainDivider/cValue_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mainDivider/cValue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[1][A]</td>
<td>mainDivider/cValue_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C28[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[1][A]</td>
<td>mainDivider/n70_s2/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C28[1][A]</td>
<td style=" background: #97FFFF;">mainDivider/n70_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[1][A]</td>
<td>mainDivider/cValue_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C28[1][A]</td>
<td>mainDivider/cValue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>mainDivider/cValue_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mainDivider/cValue_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>mainDivider/cValue_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_9_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>mainDivider/n64_s2/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" background: #97FFFF;">mainDivider/n64_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>mainDivider/cValue_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>mainDivider/cValue_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>mainDivider/cValue_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mainDivider/cValue_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>mainDivider/cValue_15_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C25[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_15_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>mainDivider/n58_s2/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" background: #97FFFF;">mainDivider/n58_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" font-weight:bold;">mainDivider/cValue_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>mainDivider/cValue_15_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>mainDivider/cValue_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_lfsr_ms_timer/n292_s0/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n292_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_11_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_lfsr_ms_timer/n282_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n282_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/ms_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_lfsr_ms_timer/ms_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C25[1][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/div_cnt_5_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>u_lfsr_ms_timer/n43_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n43_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/div_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>u_lfsr_ms_timer/div_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/div_cnt_6_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_lfsr_ms_timer/n42_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" background: #97FFFF;">u_lfsr_ms_timer/n42_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">u_lfsr_ms_timer/div_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>PLL_L[1]</td>
<td>clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_lfsr_ms_timer/div_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.645</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_txdrv/cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>u_txdrv/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C21[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.839</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>u_txdrv/n51_s2/I3</td>
</tr>
<tr>
<td>2.071</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td style=" background: #97FFFF;">u_txdrv/n51_s2/F</td>
</tr>
<tr>
<td>2.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>u_txdrv/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.645</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>u_txdrv/cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>uart_echo32_gen/U_CTRL/n367_s10/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">uart_echo32_gen/U_CTRL/n367_s10/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>uart_echo32_gen/U_CTRL/tx_data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/rx_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/n405_s9/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">uart_echo32_gen/U_CTRL/n405_s9/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">uart_echo32_gen/U_CTRL/rx_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>uart_echo32_gen/U_CTRL/rx_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/SYNC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>4.305</td>
<td>1.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">digitalController/SYNC_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>digitalController/SYNC_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/SYNC_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>digitalController/SYNC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.617, 87.452%; tC2Q: 0.232, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_0_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>digitalController/index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 75.076%; tC2Q: 0.232, 24.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>digitalController/index_1_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_1_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>digitalController/index_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 75.076%; tC2Q: 0.232, 24.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][B]</td>
<td>digitalController/index_2_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_2_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[0][B]</td>
<td>digitalController/index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 75.076%; tC2Q: 0.232, 24.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>digitalController/index_3_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_3_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>digitalController/index_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 75.076%; tC2Q: 0.232, 24.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>digitalController/index_8_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_8_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>digitalController/index_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 75.076%; tC2Q: 0.232, 24.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/stCur_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td style=" font-weight:bold;">digitalController/stCur_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>digitalController/stCur_1_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/stCur_1_s1</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>digitalController/stCur_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 74.883%; tC2Q: 0.232, 25.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/stCur_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">digitalController/stCur_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>digitalController/stCur_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/stCur_0_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>digitalController/stCur_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 74.883%; tC2Q: 0.232, 25.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_27_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 74.883%; tC2Q: 0.232, 25.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_29_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 74.883%; tC2Q: 0.232, 25.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td>digitalController/index_4_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_4_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[1][B]</td>
<td>digitalController/index_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.792%; tC2Q: 0.232, 25.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>digitalController/index_5_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_5_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>digitalController/index_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.792%; tC2Q: 0.232, 25.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[1][A]</td>
<td>digitalController/index_6_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_6_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[1][A]</td>
<td>digitalController/index_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.792%; tC2Q: 0.232, 25.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>digitalController/index_7_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_7_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>digitalController/index_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.792%; tC2Q: 0.232, 25.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>digitalController/index_9_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_9_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>digitalController/index_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 68.769%; tC2Q: 0.232, 31.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>digitalController/index_12_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_12_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>digitalController/index_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 68.769%; tC2Q: 0.232, 31.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>digitalController/index_10_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_10_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>digitalController/index_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 65.930%; tC2Q: 0.232, 34.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>digitalController/index_11_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_11_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>digitalController/index_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 65.930%; tC2Q: 0.232, 34.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 65.930%; tC2Q: 0.232, 34.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 65.930%; tC2Q: 0.232, 34.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>digitalController/index_17_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_17_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>digitalController/index_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.471%; tC2Q: 0.232, 34.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>digitalController/index_16_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_16_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>digitalController/index_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.471%; tC2Q: 0.232, 34.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>digitalController/index_15_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_15_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>digitalController/index_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.471%; tC2Q: 0.232, 34.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>digitalController/index_14_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_14_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>digitalController/index_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.471%; tC2Q: 0.232, 34.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>2.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" font-weight:bold;">digitalController/DONE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>digitalController/DONE_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/DONE_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>digitalController/DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 65.174%; tC2Q: 0.232, 34.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>digitalController/index_12_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_12_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>digitalController/index_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.734%; tC2Q: 0.202, 44.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>digitalController/index_9_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_9_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>digitalController/index_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.734%; tC2Q: 0.202, 44.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td>digitalController/index_18_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_18_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[0][B]</td>
<td>digitalController/index_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>digitalController/index_19_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_19_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>digitalController/index_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>digitalController/index_20_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_20_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>digitalController/index_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>digitalController/index_22_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_22_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>digitalController/index_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>digitalController/index_23_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_23_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>digitalController/index_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>digitalController/index_21_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_21_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>digitalController/index_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>digitalController/index_24_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_24_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>digitalController/index_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>digitalController/index_25_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_25_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>digitalController/index_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>digitalController/index_26_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_26_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>digitalController/index_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>digitalController/index_28_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_28_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>digitalController/index_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" font-weight:bold;">digitalController/DONE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>digitalController/DONE_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/DONE_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>digitalController/DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>digitalController/index_13_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_13_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>digitalController/index_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>digitalController/index_14_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_14_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[2][B]</td>
<td>digitalController/index_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td style=" font-weight:bold;">digitalController/index_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>digitalController/index_15_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_15_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>digitalController/index_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">digitalController/index_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>digitalController/index_16_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_16_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>digitalController/index_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>digitalController/index_17_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_17_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][B]</td>
<td>digitalController/index_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>digitalController/index_10_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_10_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>digitalController/index_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">digitalController/index_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>digitalController/index_11_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_11_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>digitalController/index_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_30_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>digitalController/index_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">digitalController/index_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_31_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>digitalController/index_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.232</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" font-weight:bold;">digitalController/index_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_29_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>digitalController/index_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.202%; tC2Q: 0.202, 33.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/index_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.232</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" font-weight:bold;">digitalController/index_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/index_27_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>digitalController/index_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.202%; tC2Q: 0.202, 33.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_txdrv/rst_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalController/stCur_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DA1_SCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n6_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DA1_SCLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R35C29[2][A]</td>
<td>mainDivider/fClkInternal_s1/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>u_txdrv/rst_out_s0/CLK</td>
</tr>
<tr>
<td>1.836</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">u_txdrv/rst_out_s0/Q</td>
</tr>
<tr>
<td>2.232</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">digitalController/stCur_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R32C22[0][B]</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>digitalController/stCur_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitalController/stCur_0_s0</td>
</tr>
<tr>
<td>2.104</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>digitalController/stCur_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.202%; tC2Q: 0.202, 33.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_19_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/stCur_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/stCur_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/stCur_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/SYNC_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/SYNC_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/SYNC_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/stCur_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/stCur_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/stCur_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/DONE_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/DONE_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/DONE_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n6_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalController/index_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>8.209</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>digitalController/index_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n6_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalController/n6_s2/F</td>
</tr>
<tr>
<td>12.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>digitalController/index_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>130</td>
<td>clk_d</td>
<td>1.180</td>
<td>3.468</td>
</tr>
<tr>
<td>79</td>
<td>SYS_CLK</td>
<td>-0.145</td>
<td>2.274</td>
</tr>
<tr>
<td>37</td>
<td>n6_6</td>
<td>0.889</td>
<td>3.746</td>
</tr>
<tr>
<td>36</td>
<td>rst_tx</td>
<td>8.654</td>
<td>1.617</td>
</tr>
<tr>
<td>33</td>
<td>tick_1ms</td>
<td>8.970</td>
<td>0.926</td>
</tr>
<tr>
<td>30</td>
<td>n222_9</td>
<td>27.102</td>
<td>0.710</td>
</tr>
<tr>
<td>27</td>
<td>idx[0]</td>
<td>8.610</td>
<td>1.136</td>
</tr>
<tr>
<td>25</td>
<td>stCur[1]</td>
<td>7.339</td>
<td>1.553</td>
</tr>
<tr>
<td>23</td>
<td>stCur[0]</td>
<td>5.923</td>
<td>0.695</td>
</tr>
<tr>
<td>22</td>
<td>idx[2]</td>
<td>8.317</td>
<td>0.961</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R22C28</td>
<td>76.39%</td>
</tr>
<tr>
<td>R21C21</td>
<td>76.39%</td>
</tr>
<tr>
<td>R33C24</td>
<td>73.61%</td>
</tr>
<tr>
<td>R23C30</td>
<td>73.61%</td>
</tr>
<tr>
<td>R22C21</td>
<td>72.22%</td>
</tr>
<tr>
<td>R34C22</td>
<td>72.22%</td>
</tr>
<tr>
<td>R34C25</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock clk 2 [get_ports {rx_i}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock clk 2 [get_ports {tx_o}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
