Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 16 14:48:10 2022
| Host         : Sicheng-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab2_control_sets_placed.rpt
| Design       : Lab2
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------+------------------+----------------+--------------+
|      Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------+------------------+------------------+----------------+--------------+
|  mydcml/inst/clk_out1 |               | r[0]_i_1_n_0     |                1 |              1 |         1.00 |
|  mydcml/inst/clk_out1 |               | r[1]_i_1_n_0     |                1 |              1 |         1.00 |
|  mydcml/inst/clk_out1 |               | r[3]_i_1_n_0     |                1 |              1 |         1.00 |
|  mydcml/inst/clk_out1 |               | r[2]_i_1_n_0     |                1 |              1 |         1.00 |
|  mydcml/inst/clk_out1 |               |                  |                2 |              4 |         2.00 |
|  mydcml/inst/clk_out1 |               | g[3]_i_1_n_0     |                4 |             10 |         2.50 |
|  mydcml/inst/clk_out1 | v0            | v[9]_i_1_n_0     |                4 |             10 |         2.50 |
|  mydcml/inst/clk_out1 | h[10]_i_2_n_0 | h[10]_i_1_n_0    |                5 |             11 |         2.20 |
+-----------------------+---------------+------------------+------------------+----------------+--------------+


