vendor_name = ModelSim
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/Decoder.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/single_port_ram.v
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/fulladder.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/fullladder8.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/recoder_4.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/recoder_5.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/recoder_8.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/recoder_24.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/recoder_3.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/mux.v
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/mux4bits.v
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/sum1.bdf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/Waveform.vwf
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom_init.txt
source_file = 1, /home/andressa/Microeletronica/Project Nibble/Nibble/db/Nibble.cbx.xml
design_name = sum1
instance = comp, \OVF~output , OVF~output, sum1, 1
instance = comp, \S[4]~output , S[4]~output, sum1, 1
instance = comp, \S[3]~output , S[3]~output, sum1, 1
instance = comp, \S[2]~output , S[2]~output, sum1, 1
instance = comp, \S[1]~output , S[1]~output, sum1, 1
instance = comp, \S[0]~output , S[0]~output, sum1, 1
instance = comp, \A[4]~input , A[4]~input, sum1, 1
instance = comp, \A[3]~input , A[3]~input, sum1, 1
instance = comp, \A[2]~input , A[2]~input, sum1, 1
instance = comp, \A[1]~input , A[1]~input, sum1, 1
instance = comp, \A[0]~input , A[0]~input, sum1, 1
instance = comp, \inst13~0 , inst13~0, sum1, 1
instance = comp, \inst9|inst6 , inst9|inst6, sum1, 1
instance = comp, \inst7|inst6 , inst7|inst6, sum1, 1
instance = comp, \inst6|inst6 , inst6|inst6, sum1, 1
instance = comp, \inst5|inst6 , inst5|inst6, sum1, 1
