


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       *********************
    2 00000000         ; *                                                     
                                           *
    3 00000000         ; * Copyright (c) 2008 Nuvoton Technology. All rights re
                       served.             *
    4 00000000         ; *                                                     
                                           *
    5 00000000         ; ******************************************************
                       *********************/
    6 00000000         ;
    7 00000000         
    8 00000000                 AREA             SYS_INIT, CODE, READONLY
    9 00000000         
   10 00000000                 EXPORT           sysSetupCP15
   11 00000000         
   12 00000000         sysSetupCP15
   13 00000000         
   14 00000000 E1A01000        MOV              r1, r0      ; _mmuSectionTable
   15 00000004 EE021F10        MCR              p15, 0, r1, c2, c0, 0 ; write t
                                                            ranslation table ba
                                                            se register c2
   16 00000008         
   17 00000008 E3A01101        MOV              r1, #0x40000000
   18 0000000C EE031F10        MCR              p15, 0, r1, c3, c0, 0 ; domain 
                                                            access control regi
                                                            ster c3
   19 00000010         
   20 00000010 EE111F10        MRC              p15, 0, r1, c1, c0, 0 ; read co
                                                            ntrol register c1
   21 00000014 E3811A01        ORR              r1, r1, #0x1000 ; set enable ic
                                                            ache bit
   22 00000018 E3811005        ORR              r1, r1, #0x5 ; set enable dcach
                                                            e and MMU bits
   23 0000001C EE011F10        MCR              p15, 0, r1, c1, c0, 0 ; write c
                                                            ontrol regiser c1
   24 00000020         
   25 00000020 E12FFF1E        BX               r14
   26 00000024         
   27 00000024         
   28 00000024                 END
Command Line: --debug --xref --cpu=ARM926EJ-S --apcs=interwork --depend=.\obj\w
b_sysctl.d -o.\obj\wb_sysctl.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Inclu
de -IC:\Keil\ARM\Inc\Toshiba --list=wb_sysctl.lst ..\wb_sysctl.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

SYS_INIT 00000000

Symbol: SYS_INIT
   Definitions
      At line 8 in file ..\wb_sysctl.s
   Uses
      None
Comment: SYS_INIT unused
sysSetupCP15 00000000

Symbol: sysSetupCP15
   Definitions
      At line 12 in file ..\wb_sysctl.s
   Uses
      At line 10 in file ..\wb_sysctl.s
Comment: sysSetupCP15 used once
2 symbols
332 symbols in table
