<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/hardware/vga_s3.cpp Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/hardware/vga_s3.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2015  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License</span>
<a name="l00015"></a>00015 <span class="comment"> *  along with this program; if not, write to the Free Software</span>
<a name="l00016"></a>00016 <span class="comment"> *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;dosbox.h&quot;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &quot;inout.h&quot;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;vga.h&quot;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;mem.h&quot;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &quot;pci_bus.h&quot;</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="keywordtype">void</span> SVGA_S3_WriteCRTC(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00027"></a>00027     (void)iolen;<span class="comment">//UNUSED</span>
<a name="l00028"></a>00028     <span class="keywordflow">switch</span> (reg) {
<a name="l00029"></a>00029     <span class="keywordflow">case</span> 0x31:  <span class="comment">/* CR31 Memory Configuration */</span>
<a name="l00030"></a>00030 <span class="comment">//TODO Base address</span>
<a name="l00031"></a>00031         vga.s3.reg_31 = val;
<a name="l00032"></a>00032         vga.config.compatible_chain4 = !(val&amp;0x08);
<a name="l00033"></a>00033         <span class="keywordflow">if</span> (vga.config.compatible_chain4) vga.vmemwrap = 256*1024;
<a name="l00034"></a>00034         <span class="keywordflow">else</span> vga.vmemwrap = vga.vmemsize;
<a name="l00035"></a>00035         vga.config.display_start = (vga.config.display_start&amp;~0x30000ul)|((val&amp;0x30u)&lt;&lt;12ul);
<a name="l00036"></a>00036         VGA_DetermineMode();
<a name="l00037"></a>00037         VGA_SetupHandlers();
<a name="l00038"></a>00038         <span class="keywordflow">break</span>;
<a name="l00039"></a>00039         <span class="comment">/*</span>
<a name="l00040"></a>00040 <span class="comment">            0   Enable Base Address Offset (CPUA BASE). Enables bank operation if</span>
<a name="l00041"></a>00041 <span class="comment">                set, disables if clear.</span>
<a name="l00042"></a>00042 <span class="comment">            1   Two Page Screen Image. If set enables 2048 pixel wide screen setup</span>
<a name="l00043"></a>00043 <span class="comment">            2   VGA 16bit Memory Bus Width. Set for 16bit, clear for 8bit</span>
<a name="l00044"></a>00044 <span class="comment">            3   Use Enhanced Mode Memory Mapping (ENH MAP). Set to enable access to</span>
<a name="l00045"></a>00045 <span class="comment">                video memory above 256k.</span>
<a name="l00046"></a>00046 <span class="comment">            4-5 Bit 16-17 of the Display Start Address. For the 801/5,928 see index</span>
<a name="l00047"></a>00047 <span class="comment">                51h, for the 864/964 see index 69h.</span>
<a name="l00048"></a>00048 <span class="comment">            6   High Speed Text Display Font Fetch Mode. If set enables Page Mode</span>
<a name="l00049"></a>00049 <span class="comment">                for Alpha Mode Font Access.</span>
<a name="l00050"></a>00050 <span class="comment">            7   (not 864/964) Extended BIOS ROM Space Mapped out. If clear the area</span>
<a name="l00051"></a>00051 <span class="comment">                C6800h-C7FFFh is mapped out, if set it is accessible.</span>
<a name="l00052"></a>00052 <span class="comment">        */</span>
<a name="l00053"></a>00053     <span class="keywordflow">case</span> 0x35:  <span class="comment">/* CR35 CRT Register Lock */</span>
<a name="l00054"></a>00054         <span class="keywordflow">if</span> (vga.s3.reg_lock1 != 0x48) <span class="keywordflow">return</span>;   <span class="comment">//Needed for uvconfig detection</span>
<a name="l00055"></a>00055         vga.s3.reg_35=val &amp; 0xf0;
<a name="l00056"></a>00056         <span class="keywordflow">if</span> ((vga.svga.bank_read &amp; 0xf) ^ (val &amp; 0xf)) {
<a name="l00057"></a>00057             vga.svga.bank_read&amp;=0xf0;
<a name="l00058"></a>00058             vga.svga.bank_read|=val &amp; 0xf;
<a name="l00059"></a>00059             vga.svga.bank_write = vga.svga.bank_read;
<a name="l00060"></a>00060             VGA_SetupHandlers();
<a name="l00061"></a>00061         }
<a name="l00062"></a>00062         <span class="keywordflow">break</span>;
<a name="l00063"></a>00063         <span class="comment">/*</span>
<a name="l00064"></a>00064 <span class="comment">            0-3 CPU Base Address. 64k bank number. For the 801/5 and 928 see 3d4h</span>
<a name="l00065"></a>00065 <span class="comment">                index 51h bits 2-3. For the 864/964 see index 6Ah.</span>
<a name="l00066"></a>00066 <span class="comment">            4   Lock Vertical Timing Registers (LOCK VTMG). Locks 3d4h index 6, 7</span>
<a name="l00067"></a>00067 <span class="comment">                (bits 0,2,3,5,7), 9 bit 5, 10h, 11h bits 0-3, 15h, 16h if set</span>
<a name="l00068"></a>00068 <span class="comment">            5   Lock Horizontal Timing Registers (LOCK HTMG). Locks 3d4h index</span>
<a name="l00069"></a>00069 <span class="comment">                0,1,2,3,4,5,17h bit 2 if set</span>
<a name="l00070"></a>00070 <span class="comment">            6   (911/924) Lock VSync Polarity.</span>
<a name="l00071"></a>00071 <span class="comment">            7   (911/924) Lock HSync Polarity.</span>
<a name="l00072"></a>00072 <span class="comment">        */</span>
<a name="l00073"></a>00073     <span class="keywordflow">case</span> 0x38:  <span class="comment">/* CR38 Register Lock 1 */</span>
<a name="l00074"></a>00074         vga.s3.reg_lock1=val;
<a name="l00075"></a>00075         <span class="keywordflow">break</span>;
<a name="l00076"></a>00076     <span class="keywordflow">case</span> 0x39:  <span class="comment">/* CR39 Register Lock 2 */</span>
<a name="l00077"></a>00077         vga.s3.reg_lock2=val;
<a name="l00078"></a>00078         <span class="keywordflow">break</span>;
<a name="l00079"></a>00079     <span class="keywordflow">case</span> 0x3a:
<a name="l00080"></a>00080         vga.s3.reg_3a = val;
<a name="l00081"></a>00081         <span class="keywordflow">break</span>;
<a name="l00082"></a>00082     <span class="keywordflow">case</span> 0x40:  <span class="comment">/* CR40 System Config */</span>
<a name="l00083"></a>00083         vga.s3.reg_40 = val;
<a name="l00084"></a>00084         <span class="keywordflow">break</span>;
<a name="l00085"></a>00085     <span class="keywordflow">case</span> 0x41:  <span class="comment">/* CR41 BIOS flags */</span>
<a name="l00086"></a>00086         vga.s3.reg_41 = val;
<a name="l00087"></a>00087         <span class="keywordflow">break</span>;
<a name="l00088"></a>00088     <span class="keywordflow">case</span> 0x42:  <span class="comment">/* CR42 Mode Control */</span>
<a name="l00089"></a>00089         <span class="keywordflow">if</span> ((val ^ vga.s3.reg_42) &amp; 0x20) {
<a name="l00090"></a>00090             vga.s3.reg_42=val;
<a name="l00091"></a>00091             VGA_StartResize();
<a name="l00092"></a>00092         } <span class="keywordflow">else</span> vga.s3.reg_42=val;
<a name="l00093"></a>00093         <span class="comment">/*</span>
<a name="l00094"></a>00094 <span class="comment">        3d4h index 42h (R/W):  CR42 Mode Control</span>
<a name="l00095"></a>00095 <span class="comment">        bit  0-3  DCLK Select. These bits are effective when the VGA Clock Select</span>
<a name="l00096"></a>00096 <span class="comment">                  (3C2h/3CCh bit 2-3) is 3.</span>
<a name="l00097"></a>00097 <span class="comment">               5  Interlaced Mode if set.</span>
<a name="l00098"></a>00098 <span class="comment">       */</span>
<a name="l00099"></a>00099         <span class="keywordflow">break</span>;
<a name="l00100"></a>00100     <span class="keywordflow">case</span> 0x43:  <span class="comment">/* CR43 Extended Mode */</span>
<a name="l00101"></a>00101         vga.s3.reg_43=val &amp; ~0x4u;
<a name="l00102"></a>00102         <span class="keywordflow">if</span> (((val &amp; 0x4) ^ (vga.config.scan_len &gt;&gt; 6)) &amp; 0x4) {
<a name="l00103"></a>00103             vga.config.scan_len&amp;=0x2ff;
<a name="l00104"></a>00104             vga.config.scan_len|=(val &amp; 0x4) &lt;&lt; 6;
<a name="l00105"></a>00105             VGA_CheckScanLength();
<a name="l00106"></a>00106         }
<a name="l00107"></a>00107         <span class="keywordflow">break</span>;
<a name="l00108"></a>00108         <span class="comment">/*</span>
<a name="l00109"></a>00109 <span class="comment">            2  Logical Screen Width bit 8. Bit 8 of the Display Offset Register/</span>
<a name="l00110"></a>00110 <span class="comment">            (3d4h index 13h). (801/5,928) Only active if 3d4h index 51h bits 4-5</span>
<a name="l00111"></a>00111 <span class="comment">            are 0</span>
<a name="l00112"></a>00112 <span class="comment">        */</span>
<a name="l00113"></a>00113     <span class="keywordflow">case</span> 0x45:  <span class="comment">/* Hardware cursor mode */</span>
<a name="l00114"></a>00114         vga.s3.hgc.curmode = val;
<a name="l00115"></a>00115         <span class="comment">// Activate hardware cursor code if needed</span>
<a name="l00116"></a>00116         VGA_ActivateHardwareCursor();
<a name="l00117"></a>00117         <span class="keywordflow">break</span>;
<a name="l00118"></a>00118     <span class="keywordflow">case</span> 0x46:
<a name="l00119"></a>00119         vga.s3.hgc.originx = (vga.s3.hgc.originx &amp; 0x00ff) | (val &lt;&lt; 8);
<a name="l00120"></a>00120         <span class="keywordflow">break</span>;
<a name="l00121"></a>00121     <span class="keywordflow">case</span> 0x47:  <span class="comment">/*  HGC orgX */</span>
<a name="l00122"></a>00122         vga.s3.hgc.originx = (vga.s3.hgc.originx &amp; 0xff00) | val;
<a name="l00123"></a>00123         <span class="keywordflow">break</span>;
<a name="l00124"></a>00124     <span class="keywordflow">case</span> 0x48:
<a name="l00125"></a>00125         vga.s3.hgc.originy = (vga.s3.hgc.originy &amp; 0x00ff) | (val &lt;&lt; 8);
<a name="l00126"></a>00126         <span class="keywordflow">break</span>;
<a name="l00127"></a>00127     <span class="keywordflow">case</span> 0x49:  <span class="comment">/*  HGC orgY */</span>
<a name="l00128"></a>00128         vga.s3.hgc.originy = (vga.s3.hgc.originy &amp; 0xff00) | val;
<a name="l00129"></a>00129         <span class="keywordflow">break</span>;
<a name="l00130"></a>00130     <span class="keywordflow">case</span> 0x4A:  <span class="comment">/* HGC foreground stack */</span>
<a name="l00131"></a>00131         <span class="keywordflow">if</span> (vga.s3.hgc.fstackpos &gt; 2) vga.s3.hgc.fstackpos = 0;
<a name="l00132"></a>00132         vga.s3.hgc.forestack[vga.s3.hgc.fstackpos] = val;
<a name="l00133"></a>00133         vga.s3.hgc.fstackpos++;
<a name="l00134"></a>00134         <span class="keywordflow">break</span>;
<a name="l00135"></a>00135     <span class="keywordflow">case</span> 0x4B:  <span class="comment">/* HGC background stack */</span>
<a name="l00136"></a>00136         <span class="keywordflow">if</span> (vga.s3.hgc.bstackpos &gt; 2) vga.s3.hgc.bstackpos = 0;
<a name="l00137"></a>00137         vga.s3.hgc.backstack[vga.s3.hgc.bstackpos] = val;
<a name="l00138"></a>00138         vga.s3.hgc.bstackpos++;
<a name="l00139"></a>00139         <span class="keywordflow">break</span>;
<a name="l00140"></a>00140     <span class="keywordflow">case</span> 0x4c:  <span class="comment">/* HGC start address high byte*/</span>
<a name="l00141"></a>00141         vga.s3.hgc.startaddr &amp;=0xff;
<a name="l00142"></a>00142         vga.s3.hgc.startaddr |= ((val &amp; 0xf) &lt;&lt; 8);
<a name="l00143"></a>00143         <span class="keywordflow">if</span> ((((Bitu)vga.s3.hgc.startaddr)&lt;&lt;10)+((64*64*2)/8) &gt; vga.vmemsize) {
<a name="l00144"></a>00144             vga.s3.hgc.startaddr &amp;= 0xff;   <span class="comment">// put it back to some sane area;</span>
<a name="l00145"></a>00145                                             <span class="comment">// if read back of this address is ever implemented this needs to change</span>
<a name="l00146"></a>00146             <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:S3:CRTC: HGC pattern address beyond video memory&quot;</span> );
<a name="l00147"></a>00147         }
<a name="l00148"></a>00148         <span class="keywordflow">break</span>;
<a name="l00149"></a>00149     <span class="keywordflow">case</span> 0x4d:  <span class="comment">/* HGC start address low byte*/</span>
<a name="l00150"></a>00150         vga.s3.hgc.startaddr &amp;=0xff00;
<a name="l00151"></a>00151         vga.s3.hgc.startaddr |= (val &amp; 0xff);
<a name="l00152"></a>00152         <span class="keywordflow">break</span>;
<a name="l00153"></a>00153     <span class="keywordflow">case</span> 0x4e:  <span class="comment">/* HGC pattern start X */</span>
<a name="l00154"></a>00154         vga.s3.hgc.posx = val &amp; 0x3f;   <span class="comment">// bits 0-5</span>
<a name="l00155"></a>00155         <span class="keywordflow">break</span>;
<a name="l00156"></a>00156     <span class="keywordflow">case</span> 0x4f:  <span class="comment">/* HGC pattern start Y */</span>
<a name="l00157"></a>00157         vga.s3.hgc.posy = val &amp; 0x3f;   <span class="comment">// bits 0-5</span>
<a name="l00158"></a>00158         <span class="keywordflow">break</span>;
<a name="l00159"></a>00159     <span class="keywordflow">case</span> 0x50:  <span class="comment">// Extended System Control 1</span>
<a name="l00160"></a>00160         vga.s3.reg_50 = val;
<a name="l00161"></a>00161         <span class="keywordflow">switch</span> (val &amp; S3_XGA_CMASK) {
<a name="l00162"></a>00162             <span class="keywordflow">case</span> S3_XGA_32BPP: vga.s3.xga_color_mode = M_LIN32; <span class="keywordflow">break</span>;
<a name="l00163"></a>00163             <span class="keywordflow">case</span> S3_XGA_16BPP: vga.s3.xga_color_mode = M_LIN16; <span class="keywordflow">break</span>;
<a name="l00164"></a>00164             <span class="keywordflow">case</span> S3_XGA_8BPP: vga.s3.xga_color_mode = M_LIN8; <span class="keywordflow">break</span>;
<a name="l00165"></a>00165         }
<a name="l00166"></a>00166         <span class="keywordflow">switch</span> (val &amp; S3_XGA_WMASK) {
<a name="l00167"></a>00167             <span class="keywordflow">case</span> S3_XGA_1024: vga.s3.xga_screen_width = 1024; <span class="keywordflow">break</span>;
<a name="l00168"></a>00168             <span class="keywordflow">case</span> S3_XGA_1152: vga.s3.xga_screen_width = 1152; <span class="keywordflow">break</span>;
<a name="l00169"></a>00169             <span class="keywordflow">case</span> S3_XGA_640:  vga.s3.xga_screen_width = 640; <span class="keywordflow">break</span>;
<a name="l00170"></a>00170             <span class="keywordflow">case</span> S3_XGA_800:  vga.s3.xga_screen_width = 800; <span class="keywordflow">break</span>;
<a name="l00171"></a>00171             <span class="keywordflow">case</span> S3_XGA_1280: vga.s3.xga_screen_width = 1280; <span class="keywordflow">break</span>;
<a name="l00172"></a>00172             <span class="keywordflow">case</span> S3_XGA_1600: vga.s3.xga_screen_width = 1600; <span class="keywordflow">break</span>;
<a name="l00173"></a>00173             <span class="keywordflow">default</span>:  vga.s3.xga_screen_width = 1024; <span class="keywordflow">break</span>;
<a name="l00174"></a>00174         }
<a name="l00175"></a>00175         <span class="keywordflow">break</span>;
<a name="l00176"></a>00176     <span class="keywordflow">case</span> 0x51:  <span class="comment">/* Extended System Control 2 */</span>
<a name="l00177"></a>00177         vga.s3.reg_51=val &amp; 0xc0;       <span class="comment">//Only store bits 6,7</span>
<a name="l00178"></a>00178         vga.config.display_start&amp;=0xF3FFFF;
<a name="l00179"></a>00179         vga.config.display_start|=(val &amp; 3) &lt;&lt; 18;
<a name="l00180"></a>00180         <span class="keywordflow">if</span> ((vga.svga.bank_read&amp;0x30) ^ ((val&amp;0xc)&lt;&lt;2)) {
<a name="l00181"></a>00181             vga.svga.bank_read&amp;=0xcf; 
<a name="l00182"></a>00182             vga.svga.bank_read|=(val&amp;0xc)&lt;&lt;2;
<a name="l00183"></a>00183             vga.svga.bank_write = vga.svga.bank_read;
<a name="l00184"></a>00184             VGA_SetupHandlers();
<a name="l00185"></a>00185         }
<a name="l00186"></a>00186         <span class="keywordflow">if</span> (((val &amp; 0x30) ^ (vga.config.scan_len &gt;&gt; 4)) &amp; 0x30) {
<a name="l00187"></a>00187             vga.config.scan_len&amp;=0xff;
<a name="l00188"></a>00188             vga.config.scan_len|=(val &amp; 0x30) &lt;&lt; 4;
<a name="l00189"></a>00189             VGA_CheckScanLength();
<a name="l00190"></a>00190         }
<a name="l00191"></a>00191         <span class="keywordflow">break</span>;
<a name="l00192"></a>00192         <span class="comment">/*</span>
<a name="l00193"></a>00193 <span class="comment">            0   (80x) Display Start Address bit 18</span>
<a name="l00194"></a>00194 <span class="comment">            0-1 (928 +) Display Start Address bit 18-19</span>
<a name="l00195"></a>00195 <span class="comment">                Bits 16-17 are in index 31h bits 4-5, Bits 0-15 are in 3d4h index</span>
<a name="l00196"></a>00196 <span class="comment">                0Ch,0Dh. For the 864/964 see 3d4h index 69h</span>
<a name="l00197"></a>00197 <span class="comment">            2   (80x) CPU BASE. CPU Base Address Bit 18.</span>
<a name="l00198"></a>00198 <span class="comment">            2-3 (928 +) Old CPU Base Address Bits 19-18.</span>
<a name="l00199"></a>00199 <span class="comment">                64K Bank register bits 4-5. Bits 0-3 are in 3d4h index 35h.</span>
<a name="l00200"></a>00200 <span class="comment">                For the 864/964 see 3d4h index 6Ah</span>
<a name="l00201"></a>00201 <span class="comment">            4-5 Logical Screen Width Bit [8-9]. Bits 8-9 of the CRTC Offset register</span>
<a name="l00202"></a>00202 <span class="comment">                (3d4h index 13h). If this field is 0, 3d4h index 43h bit 2 is active</span>
<a name="l00203"></a>00203 <span class="comment">            6   (928,964) DIS SPXF. Disable Split Transfers if set. Spilt Transfers</span>
<a name="l00204"></a>00204 <span class="comment">                allows transferring one half of the VRAM shift register data while</span>
<a name="l00205"></a>00205 <span class="comment">                the other half is being output. For the 964 Split Transfers</span>
<a name="l00206"></a>00206 <span class="comment">                must be enabled in enhanced modes (4AE8h bit 0 set). Guess: They</span>
<a name="l00207"></a>00207 <span class="comment">                probably can&#39;t time the VRAM load cycle closely enough while the</span>
<a name="l00208"></a>00208 <span class="comment">                graphics engine is running.</span>
<a name="l00209"></a>00209 <span class="comment">            7   (not 864/964) Enable EPROM Write. If set enables flash memory write</span>
<a name="l00210"></a>00210 <span class="comment">                control to the BIOS ROM address</span>
<a name="l00211"></a>00211 <span class="comment">        */</span>
<a name="l00212"></a>00212     <span class="keywordflow">case</span> 0x52:  <span class="comment">// Extended System Control 1</span>
<a name="l00213"></a>00213         vga.s3.reg_52 = val;
<a name="l00214"></a>00214         <span class="keywordflow">break</span>;
<a name="l00215"></a>00215     <span class="keywordflow">case</span> 0x53:
<a name="l00216"></a>00216         <span class="comment">// Map or unmap MMIO</span>
<a name="l00217"></a>00217         <span class="comment">// bit 4 = MMIO at A0000</span>
<a name="l00218"></a>00218         <span class="comment">// bit 3 = MMIO at LFB + 16M (should be fine if its always enabled for now)</span>
<a name="l00219"></a>00219         <span class="keywordflow">if</span>(vga.s3.ext_mem_ctrl!=val) {
<a name="l00220"></a>00220             vga.s3.ext_mem_ctrl = val;
<a name="l00221"></a>00221             VGA_SetupHandlers();
<a name="l00222"></a>00222         }
<a name="l00223"></a>00223         <span class="keywordflow">break</span>;
<a name="l00224"></a>00224     <span class="keywordflow">case</span> 0x55:  <span class="comment">/* Extended Video DAC Control */</span>
<a name="l00225"></a>00225         vga.s3.reg_55=val;
<a name="l00226"></a>00226         <span class="keywordflow">break</span>;
<a name="l00227"></a>00227         <span class="comment">/*</span>
<a name="l00228"></a>00228 <span class="comment">            0-1 DAC Register Select Bits. Passed to the RS2 and RS3 pins on the</span>
<a name="l00229"></a>00229 <span class="comment">                RAMDAC, allowing access to all 8 or 16 registers on advanced RAMDACs.</span>
<a name="l00230"></a>00230 <span class="comment">                If this field is 0, 3d4h index 43h bit 1 is active.</span>
<a name="l00231"></a>00231 <span class="comment">            2   Enable General Input Port Read. If set DAC reads are disabled and the</span>
<a name="l00232"></a>00232 <span class="comment">                STRD strobe for reading the General Input Port is enabled for reading</span>
<a name="l00233"></a>00233 <span class="comment">                while DACRD is active, if clear DAC reads are enabled.</span>
<a name="l00234"></a>00234 <span class="comment">            3   (928) Enable External SID Operation if set. If set video data is</span>
<a name="l00235"></a>00235 <span class="comment">                passed directly from the VRAMs to the DAC rather than through the</span>
<a name="l00236"></a>00236 <span class="comment">                VGA chip</span>
<a name="l00237"></a>00237 <span class="comment">            4   Hardware Cursor MS/X11 Mode. If set the Hardware Cursor is in X11</span>
<a name="l00238"></a>00238 <span class="comment">                mode, if clear in MS-Windows mode</span>
<a name="l00239"></a>00239 <span class="comment">            5   (80x,928) Hardware Cursor External Operation Mode. If set the two</span>
<a name="l00240"></a>00240 <span class="comment">                bits of cursor data ,is output on the HC[0-1] pins for the video DAC</span>
<a name="l00241"></a>00241 <span class="comment">                The SENS pin becomes HC1 and the MID2 pin becomes HC0.</span>
<a name="l00242"></a>00242 <span class="comment">            6   ??</span>
<a name="l00243"></a>00243 <span class="comment">            7   (80x,928) Disable PA Output. If set PA[0-7] and VCLK are tristated.</span>
<a name="l00244"></a>00244 <span class="comment">                (864/964) TOFF VCLK. Tri-State Off VCLK Output. VCLK output tri</span>
<a name="l00245"></a>00245 <span class="comment">                -stated if set</span>
<a name="l00246"></a>00246 <span class="comment">        */</span>
<a name="l00247"></a>00247     <span class="keywordflow">case</span> 0x58:  <span class="comment">/* Linear Address Window Control */</span>
<a name="l00248"></a>00248         vga.s3.reg_58=val;
<a name="l00249"></a>00249         VGA_StartUpdateLFB();
<a name="l00250"></a>00250         <span class="keywordflow">break</span>;
<a name="l00251"></a>00251         <span class="comment">/*</span>
<a name="l00252"></a>00252 <span class="comment">            0-1 Linear Address Window Size. Must be less than or equal to video</span>
<a name="l00253"></a>00253 <span class="comment">                memory size. 0: 64K, 1: 1MB, 2: 2MB, 3: 4MB (928)/8Mb (864/964)</span>
<a name="l00254"></a>00254 <span class="comment">            2   (not 864/964) Enable Read Ahead Cache if set</span>
<a name="l00255"></a>00255 <span class="comment">            3   (80x,928) ISA Latch Address. If set latches address during every ISA</span>
<a name="l00256"></a>00256 <span class="comment">                cycle, unlatches during every ISA cycle if clear.</span>
<a name="l00257"></a>00257 <span class="comment">                (864/964) LAT DEL. Address Latch Delay Control (VL-Bus only). If set</span>
<a name="l00258"></a>00258 <span class="comment">                address latching occours in the T1 cycle, if clear in the T2 cycle</span>
<a name="l00259"></a>00259 <span class="comment">                (I.e. one clock cycle delayed).</span>
<a name="l00260"></a>00260 <span class="comment">            4   ENB LA. Enable Linear Addressing if set.</span>
<a name="l00261"></a>00261 <span class="comment">            5   (not 864/964) Limit Entry Depth for Write-Post. If set limits Write</span>
<a name="l00262"></a>00262 <span class="comment">                -Post Entry Depth to avoid ISA bus timeout due to wait cycle limit.</span>
<a name="l00263"></a>00263 <span class="comment">            6   (928,964) Serial Access Mode (SAM) 256 Words Control. If set SAM</span>
<a name="l00264"></a>00264 <span class="comment">                control is 256 words, if clear 512 words.</span>
<a name="l00265"></a>00265 <span class="comment">            7   (928) RAS 6-MCLK. If set the random read/write cycle time is 6MCLKs,</span>
<a name="l00266"></a>00266 <span class="comment">                if clear 7MCLKs</span>
<a name="l00267"></a>00267 <span class="comment">        */</span>
<a name="l00268"></a>00268     <span class="keywordflow">case</span> 0x59:  <span class="comment">/* Linear Address Window Position High */</span>
<a name="l00269"></a>00269         <span class="keywordflow">if</span> ((vga.s3.la_window&amp;0xff00) ^ (val &lt;&lt; 8)) {
<a name="l00270"></a>00270             vga.s3.la_window=(vga.s3.la_window&amp;0x00ff) | (val &lt;&lt; 8);
<a name="l00271"></a>00271             VGA_StartUpdateLFB();
<a name="l00272"></a>00272         }
<a name="l00273"></a>00273         <span class="keywordflow">break</span>;
<a name="l00274"></a>00274     <span class="keywordflow">case</span> 0x5a:  <span class="comment">/* Linear Address Window Position Low */</span>
<a name="l00275"></a>00275         <span class="keywordflow">if</span> ((vga.s3.la_window&amp;0x00ff) ^ val) {
<a name="l00276"></a>00276             vga.s3.la_window=(vga.s3.la_window&amp;0xff00) | val;
<a name="l00277"></a>00277             VGA_StartUpdateLFB();
<a name="l00278"></a>00278         }
<a name="l00279"></a>00279         <span class="keywordflow">break</span>;
<a name="l00280"></a>00280     <span class="keywordflow">case</span> 0x5D:  <span class="comment">/* Extended Horizontal Overflow */</span>
<a name="l00281"></a>00281         <span class="keywordflow">if</span> ((val ^ vga.s3.ex_hor_overflow) &amp; 3) {
<a name="l00282"></a>00282             vga.s3.ex_hor_overflow=val;
<a name="l00283"></a>00283             VGA_StartResize();
<a name="l00284"></a>00284         } <span class="keywordflow">else</span> vga.s3.ex_hor_overflow=val;
<a name="l00285"></a>00285         <span class="keywordflow">break</span>;
<a name="l00286"></a>00286         <span class="comment">/*</span>
<a name="l00287"></a>00287 <span class="comment">            0   Horizontal Total bit 8. Bit 8 of the Horizontal Total register (3d4h</span>
<a name="l00288"></a>00288 <span class="comment">                index 0)</span>
<a name="l00289"></a>00289 <span class="comment">            1   Horizontal Display End bit 8. Bit 8 of the Horizontal Display End</span>
<a name="l00290"></a>00290 <span class="comment">                register (3d4h index 1)</span>
<a name="l00291"></a>00291 <span class="comment">            2   Start Horizontal Blank bit 8. Bit 8 of the Horizontal Start Blanking</span>
<a name="l00292"></a>00292 <span class="comment">                register (3d4h index 2).</span>
<a name="l00293"></a>00293 <span class="comment">            3   (864,964) EHB+64. End Horizontal Blank +64. If set the /BLANK pulse</span>
<a name="l00294"></a>00294 <span class="comment">                is extended by 64 DCLKs. Note: Is this bit 6 of 3d4h index 3 or</span>
<a name="l00295"></a>00295 <span class="comment">                does it really extend by 64 ?</span>
<a name="l00296"></a>00296 <span class="comment">            4   Start Horizontal Sync Position bit 8. Bit 8 of the Horizontal Start</span>
<a name="l00297"></a>00297 <span class="comment">                Retrace register (3d4h index 4).</span>
<a name="l00298"></a>00298 <span class="comment">            5   (864,964) EHS+32. End Horizontal Sync +32. If set the HSYNC pulse</span>
<a name="l00299"></a>00299 <span class="comment">                is extended by 32 DCLKs. Note: Is this bit 5 of 3d4h index 5 or</span>
<a name="l00300"></a>00300 <span class="comment">                does it really extend by 32 ?</span>
<a name="l00301"></a>00301 <span class="comment">            6   (928,964) Data Transfer Position bit 8. Bit 8 of the Data Transfer</span>
<a name="l00302"></a>00302 <span class="comment">                Position register (3d4h index 3Bh)</span>
<a name="l00303"></a>00303 <span class="comment">            7   (928,964) Bus-Grant Terminate Position bit 8. Bit 8 of the Bus Grant</span>
<a name="l00304"></a>00304 <span class="comment">                Termination register (3d4h index 5Fh).</span>
<a name="l00305"></a>00305 <span class="comment">        */</span>
<a name="l00306"></a>00306     <span class="keywordflow">case</span> 0x5e:  <span class="comment">/* Extended Vertical Overflow */</span>
<a name="l00307"></a>00307         vga.config.line_compare=(vga.config.line_compare &amp; 0x3ff) | (val &amp; 0x40) &lt;&lt; 4;
<a name="l00308"></a>00308         <span class="keywordflow">if</span> ((val ^ vga.s3.ex_ver_overflow) &amp; 0x3) {
<a name="l00309"></a>00309             vga.s3.ex_ver_overflow=val;
<a name="l00310"></a>00310             VGA_StartResize();
<a name="l00311"></a>00311         } <span class="keywordflow">else</span> vga.s3.ex_ver_overflow=val;
<a name="l00312"></a>00312         <span class="keywordflow">break</span>;
<a name="l00313"></a>00313         <span class="comment">/*</span>
<a name="l00314"></a>00314 <span class="comment">            0   Vertical Total bit 10. Bit 10 of the Vertical Total register (3d4h</span>
<a name="l00315"></a>00315 <span class="comment">                index 6). Bits 8 and 9 are in 3d4h index 7 bit 0 and 5.</span>
<a name="l00316"></a>00316 <span class="comment">            1   Vertical Display End bit 10. Bit 10 of the Vertical Display End</span>
<a name="l00317"></a>00317 <span class="comment">                register (3d4h index 12h). Bits 8 and 9 are in 3d4h index 7 bit 1</span>
<a name="l00318"></a>00318 <span class="comment">                and 6</span>
<a name="l00319"></a>00319 <span class="comment">            2   Start Vertical Blank bit 10. Bit 10 of the Vertical Start Blanking</span>
<a name="l00320"></a>00320 <span class="comment">                register (3d4h index 15h). Bit 8 is in 3d4h index 7 bit 3 and bit 9</span>
<a name="l00321"></a>00321 <span class="comment">                in 3d4h index 9 bit 5</span>
<a name="l00322"></a>00322 <span class="comment">            4   Vertical Retrace Start bit 10. Bit 10 of the Vertical Start Retrace</span>
<a name="l00323"></a>00323 <span class="comment">                register (3d4h index 10h). Bits 8 and 9 are in 3d4h index 7 bit 2</span>
<a name="l00324"></a>00324 <span class="comment">                and 7.</span>
<a name="l00325"></a>00325 <span class="comment">            6   Line Compare Position bit 10. Bit 10 of the Line Compare register</span>
<a name="l00326"></a>00326 <span class="comment">                (3d4h index 18h). Bit 8 is in 3d4h index 7 bit 4 and bit 9 in 3d4h</span>
<a name="l00327"></a>00327 <span class="comment">                index 9 bit 6.</span>
<a name="l00328"></a>00328 <span class="comment">        */</span>
<a name="l00329"></a>00329     <span class="keywordflow">case</span> 0x67:  <span class="comment">/* Extended Miscellaneous Control 2 */</span>
<a name="l00330"></a>00330         <span class="comment">/*</span>
<a name="l00331"></a>00331 <span class="comment">            0   VCLK PHS. VCLK Phase With Respect to DCLK. If clear VLKC is inverted</span>
<a name="l00332"></a>00332 <span class="comment">                DCLK, if set VCLK = DCLK.</span>
<a name="l00333"></a>00333 <span class="comment">            2-3 (Trio64V+) streams mode</span>
<a name="l00334"></a>00334 <span class="comment">                    00 disable Streams Processor</span>
<a name="l00335"></a>00335 <span class="comment">                    01 overlay secondary stream on VGA-mode background</span>
<a name="l00336"></a>00336 <span class="comment">                    10 reserved</span>
<a name="l00337"></a>00337 <span class="comment">                    11 full Streams Processor operation</span>
<a name="l00338"></a>00338 <span class="comment">            4-7 Pixel format.</span>
<a name="l00339"></a>00339 <span class="comment">                    0  Mode  0: 8bit (1 pixel/VCLK)</span>
<a name="l00340"></a>00340 <span class="comment">                    1  Mode  8: 8bit (2 pixels/VCLK)</span>
<a name="l00341"></a>00341 <span class="comment">                    3  Mode  9: 15bit (1 pixel/VCLK)</span>
<a name="l00342"></a>00342 <span class="comment">                    5  Mode 10: 16bit (1 pixel/VCLK)</span>
<a name="l00343"></a>00343 <span class="comment">                    7  Mode 11: 24/32bit (2 VCLKs/pixel)</span>
<a name="l00344"></a>00344 <span class="comment">                    13  (732/764) 32bit (1 pixel/VCLK)</span>
<a name="l00345"></a>00345 <span class="comment">        */</span>
<a name="l00346"></a>00346         vga.s3.misc_control_2=val;
<a name="l00347"></a>00347         VGA_DetermineMode();
<a name="l00348"></a>00348         <span class="keywordflow">break</span>;
<a name="l00349"></a>00349     <span class="keywordflow">case</span> 0x69:  <span class="comment">/* Extended System Control 3 */</span>
<a name="l00350"></a>00350         <span class="keywordflow">if</span> (((vga.config.display_start &amp; 0x1f0000)&gt;&gt;16) ^ (val &amp; 0x1f)) {
<a name="l00351"></a>00351             vga.config.display_start&amp;=0xffff;
<a name="l00352"></a>00352             vga.config.display_start|=(val &amp; 0x1f) &lt;&lt; 16;
<a name="l00353"></a>00353         }
<a name="l00354"></a>00354         <span class="keywordflow">break</span>;
<a name="l00355"></a>00355     <span class="keywordflow">case</span> 0x6a:  <span class="comment">/* Extended System Control 4 */</span>
<a name="l00356"></a>00356         vga.svga.bank_read=val &amp; 0x7f;
<a name="l00357"></a>00357         vga.svga.bank_write = vga.svga.bank_read;
<a name="l00358"></a>00358         VGA_SetupHandlers();
<a name="l00359"></a>00359         <span class="keywordflow">break</span>;
<a name="l00360"></a>00360     <span class="keywordflow">case</span> 0x6b:  <span class="comment">// BIOS scratchpad: LFB address</span>
<a name="l00361"></a>00361         vga.s3.reg_6b=(Bit8u)val;
<a name="l00362"></a>00362         <span class="keywordflow">break</span>;
<a name="l00363"></a>00363     <span class="keywordflow">default</span>:
<a name="l00364"></a>00364         <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:S3:CRTC:Write to illegal index %2X&quot;</span>, (int)reg );
<a name="l00365"></a>00365         <span class="keywordflow">break</span>;
<a name="l00366"></a>00366     }
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 Bitu SVGA_S3_ReadCRTC( Bitu reg, Bitu iolen) {
<a name="l00370"></a>00370     (void)iolen;<span class="comment">//UNUSED</span>
<a name="l00371"></a>00371     <span class="keywordflow">switch</span> (reg) {
<a name="l00372"></a>00372     <span class="keywordflow">case</span> 0x24:  <span class="comment">/* attribute controller index (read only) */</span>
<a name="l00373"></a>00373     <span class="keywordflow">case</span> 0x26:
<a name="l00374"></a>00374         <span class="keywordflow">return</span> ((vga.attr.disabled &amp; 1u)?0x00u:0x20u) | (vga.attr.index &amp; 0x1fu);
<a name="l00375"></a>00375     <span class="keywordflow">case</span> 0x2d:  <span class="comment">/* Extended Chip ID (high byte of PCI device ID) */</span>
<a name="l00376"></a>00376         <span class="keywordflow">return</span> 0x88;
<a name="l00377"></a>00377     <span class="keywordflow">case</span> 0x2e:  <span class="comment">/* New Chip ID  (low byte of PCI device ID) */</span>
<a name="l00378"></a>00378         <span class="keywordflow">return</span> 0x11;    <span class="comment">// Trio64   </span>
<a name="l00379"></a>00379     <span class="keywordflow">case</span> 0x2f:  <span class="comment">/* Revision */</span>
<a name="l00380"></a>00380         <span class="keywordflow">return</span> 0x00;    <span class="comment">// Trio64 (exact value?)</span>
<a name="l00381"></a>00381 <span class="comment">//      return 0x44;    // Trio64 V+</span>
<a name="l00382"></a>00382     <span class="keywordflow">case</span> 0x30:  <span class="comment">/* CR30 Chip ID/REV register */</span>
<a name="l00383"></a>00383         <span class="keywordflow">return</span> 0xe1;    <span class="comment">// Trio+ dual byte</span>
<a name="l00384"></a>00384     <span class="keywordflow">case</span> 0x31:  <span class="comment">/* CR31 Memory Configuration */</span>
<a name="l00385"></a>00385 <span class="comment">//TODO mix in bits from baseaddress;</span>
<a name="l00386"></a>00386         <span class="keywordflow">return</span>  vga.s3.reg_31;  
<a name="l00387"></a>00387     <span class="keywordflow">case</span> 0x35:  <span class="comment">/* CR35 CRT Register Lock */</span>
<a name="l00388"></a>00388         <span class="keywordflow">return</span> vga.s3.reg_35|(vga.svga.bank_read &amp; 0xfu);
<a name="l00389"></a>00389     <span class="keywordflow">case</span> 0x36: <span class="comment">/* CR36 Reset State Read 1 */</span>
<a name="l00390"></a>00390         <span class="keywordflow">return</span> vga.s3.reg_36;
<a name="l00391"></a>00391     <span class="keywordflow">case</span> 0x37: <span class="comment">/* Reset state read 2 */</span>
<a name="l00392"></a>00392         <span class="keywordflow">return</span> 0x2b;
<a name="l00393"></a>00393     <span class="keywordflow">case</span> 0x38: <span class="comment">/* CR38 Register Lock 1 */</span>
<a name="l00394"></a>00394         <span class="keywordflow">return</span> vga.s3.reg_lock1;
<a name="l00395"></a>00395     <span class="keywordflow">case</span> 0x39: <span class="comment">/* CR39 Register Lock 2 */</span>
<a name="l00396"></a>00396         <span class="keywordflow">return</span> vga.s3.reg_lock2;
<a name="l00397"></a>00397     <span class="keywordflow">case</span> 0x3a:
<a name="l00398"></a>00398         <span class="keywordflow">return</span> vga.s3.reg_3a;
<a name="l00399"></a>00399     <span class="keywordflow">case</span> 0x40: <span class="comment">/* CR40 system config */</span>
<a name="l00400"></a>00400         <span class="keywordflow">return</span> vga.s3.reg_40;
<a name="l00401"></a>00401     <span class="keywordflow">case</span> 0x41: <span class="comment">/* CR40 system config */</span>
<a name="l00402"></a>00402         <span class="keywordflow">return</span> vga.s3.reg_41;
<a name="l00403"></a>00403     <span class="keywordflow">case</span> 0x42: <span class="comment">// not interlaced</span>
<a name="l00404"></a>00404         <span class="keywordflow">return</span> 0x0d;
<a name="l00405"></a>00405     <span class="keywordflow">case</span> 0x43:  <span class="comment">/* CR43 Extended Mode */</span>
<a name="l00406"></a>00406         <span class="keywordflow">return</span> vga.s3.reg_43|((vga.config.scan_len&gt;&gt;6)&amp;0x4);
<a name="l00407"></a>00407     <span class="keywordflow">case</span> 0x45:  <span class="comment">/* Hardware cursor mode */</span>
<a name="l00408"></a>00408         vga.s3.hgc.bstackpos = 0;
<a name="l00409"></a>00409         vga.s3.hgc.fstackpos = 0;
<a name="l00410"></a>00410         <span class="keywordflow">return</span> vga.s3.hgc.curmode|0xa0u;
<a name="l00411"></a>00411     <span class="keywordflow">case</span> 0x46:
<a name="l00412"></a>00412         <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)vga.s3.hgc.originx&gt;&gt;8u;
<a name="l00413"></a>00413     <span class="keywordflow">case</span> 0x47:  <span class="comment">/*  HGC orgX */</span>
<a name="l00414"></a>00414         <span class="keywordflow">return</span> vga.s3.hgc.originx&amp;0xffu;
<a name="l00415"></a>00415     <span class="keywordflow">case</span> 0x48:
<a name="l00416"></a>00416         <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)vga.s3.hgc.originy&gt;&gt;8u;
<a name="l00417"></a>00417     <span class="keywordflow">case</span> 0x49:  <span class="comment">/*  HGC orgY */</span>
<a name="l00418"></a>00418         <span class="keywordflow">return</span> vga.s3.hgc.originy&amp;0xffu;
<a name="l00419"></a>00419     <span class="keywordflow">case</span> 0x4A:  <span class="comment">/* HGC foreground stack */</span>
<a name="l00420"></a>00420         <span class="keywordflow">return</span> vga.s3.hgc.forestack[vga.s3.hgc.fstackpos];
<a name="l00421"></a>00421     <span class="keywordflow">case</span> 0x4B:  <span class="comment">/* HGC background stack */</span>
<a name="l00422"></a>00422         <span class="keywordflow">return</span> vga.s3.hgc.backstack[vga.s3.hgc.bstackpos];
<a name="l00423"></a>00423     <span class="keywordflow">case</span> 0x50:  <span class="comment">// CR50 Extended System Control 1</span>
<a name="l00424"></a>00424         <span class="keywordflow">return</span> vga.s3.reg_50;
<a name="l00425"></a>00425     <span class="keywordflow">case</span> 0x51:  <span class="comment">/* Extended System Control 2 */</span>
<a name="l00426"></a>00426         <span class="keywordflow">return</span> ((vga.config.display_start &gt;&gt; 16u) &amp; 3u) |
<a name="l00427"></a>00427                 ((vga.svga.bank_read &amp; 0x30u) &gt;&gt; 2u) |
<a name="l00428"></a>00428                 ((vga.config.scan_len &amp; 0x300u) &gt;&gt; 4u) |
<a name="l00429"></a>00429                 vga.s3.reg_51;
<a name="l00430"></a>00430     <span class="keywordflow">case</span> 0x52:  <span class="comment">// CR52 Extended BIOS flags 1</span>
<a name="l00431"></a>00431         <span class="keywordflow">return</span> vga.s3.reg_52;
<a name="l00432"></a>00432     <span class="keywordflow">case</span> 0x53:
<a name="l00433"></a>00433         <span class="keywordflow">return</span> vga.s3.ext_mem_ctrl;
<a name="l00434"></a>00434     <span class="keywordflow">case</span> 0x55:  <span class="comment">/* Extended Video DAC Control */</span>
<a name="l00435"></a>00435         <span class="keywordflow">return</span> vga.s3.reg_55;
<a name="l00436"></a>00436     <span class="keywordflow">case</span> 0x58:  <span class="comment">/* Linear Address Window Control */</span>
<a name="l00437"></a>00437         <span class="keywordflow">return</span>  vga.s3.reg_58;
<a name="l00438"></a>00438     <span class="keywordflow">case</span> 0x59:  <span class="comment">/* Linear Address Window Position High */</span>
<a name="l00439"></a>00439         return ((<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)vga.s3.la_window &gt;&gt; 8u);
<a name="l00440"></a>00440     <span class="keywordflow">case</span> 0x5a:  <span class="comment">/* Linear Address Window Position Low */</span>
<a name="l00441"></a>00441         <span class="keywordflow">return</span> (vga.s3.la_window &amp; 0xff);
<a name="l00442"></a>00442     <span class="keywordflow">case</span> 0x5D:  <span class="comment">/* Extended Horizontal Overflow */</span>
<a name="l00443"></a>00443         <span class="keywordflow">return</span> vga.s3.ex_hor_overflow;
<a name="l00444"></a>00444     <span class="keywordflow">case</span> 0x5e:  <span class="comment">/* Extended Vertical Overflow */</span>
<a name="l00445"></a>00445         <span class="keywordflow">return</span> vga.s3.ex_ver_overflow;
<a name="l00446"></a>00446     <span class="keywordflow">case</span> 0x67:  <span class="comment">/* Extended Miscellaneous Control 2 */</span>      
<a name="l00447"></a>00447         <span class="keywordflow">return</span> vga.s3.misc_control_2;
<a name="l00448"></a>00448     <span class="keywordflow">case</span> 0x69:  <span class="comment">/* Extended System Control 3 */</span>
<a name="l00449"></a>00449         <span class="keywordflow">return</span> (Bit8u)((vga.config.display_start &amp; 0x1f0000)&gt;&gt;16); 
<a name="l00450"></a>00450     <span class="keywordflow">case</span> 0x6a:  <span class="comment">/* Extended System Control 4 */</span>
<a name="l00451"></a>00451         <span class="keywordflow">return</span> (Bit8u)(vga.svga.bank_read &amp; 0x7f);
<a name="l00452"></a>00452     <span class="keywordflow">case</span> 0x6b:  <span class="comment">// BIOS scatchpad: LFB address</span>
<a name="l00453"></a>00453         <span class="keywordflow">return</span> vga.s3.reg_6b; 
<a name="l00454"></a>00454     <span class="keywordflow">default</span>:
<a name="l00455"></a>00455         <span class="keywordflow">return</span> 0x00;
<a name="l00456"></a>00456     }
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 
<a name="l00459"></a>00459 <span class="keywordtype">void</span> SVGA_S3_WriteSEQ(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00460"></a>00460     (void)iolen;<span class="comment">//UNUSED</span>
<a name="l00461"></a>00461     <span class="keywordflow">if</span> (reg&gt;0x8 &amp;&amp; vga.s3.pll.lock!=0x6) <span class="keywordflow">return</span>;
<a name="l00462"></a>00462     <span class="keywordflow">switch</span> (reg) {
<a name="l00463"></a>00463     <span class="keywordflow">case</span> 0x08:
<a name="l00464"></a>00464         vga.s3.pll.lock=val;
<a name="l00465"></a>00465         <span class="keywordflow">break</span>;
<a name="l00466"></a>00466     <span class="keywordflow">case</span> 0x10:      <span class="comment">/* Memory PLL Data Low */</span>
<a name="l00467"></a>00467         vga.s3.mclk.n=val &amp; 0x1f;
<a name="l00468"></a>00468         vga.s3.mclk.r=val &gt;&gt; 5;
<a name="l00469"></a>00469         <span class="keywordflow">break</span>;
<a name="l00470"></a>00470     <span class="keywordflow">case</span> 0x11:      <span class="comment">/* Memory PLL Data High */</span>
<a name="l00471"></a>00471         vga.s3.mclk.m=val &amp; 0x7f;
<a name="l00472"></a>00472         <span class="keywordflow">break</span>;
<a name="l00473"></a>00473     <span class="keywordflow">case</span> 0x12:      <span class="comment">/* Video PLL Data Low */</span>
<a name="l00474"></a>00474         vga.s3.clk[3].n=val &amp; 0x1f;
<a name="l00475"></a>00475         vga.s3.clk[3].r=val &gt;&gt; 5;
<a name="l00476"></a>00476         <span class="keywordflow">break</span>;
<a name="l00477"></a>00477     <span class="keywordflow">case</span> 0x13:      <span class="comment">/* Video PLL Data High */</span>
<a name="l00478"></a>00478         vga.s3.clk[3].m=val &amp; 0x7f;
<a name="l00479"></a>00479         <span class="keywordflow">break</span>;
<a name="l00480"></a>00480     <span class="keywordflow">case</span> 0x15:
<a name="l00481"></a>00481         vga.s3.pll.cmd=val;
<a name="l00482"></a>00482         VGA_StartResize();
<a name="l00483"></a>00483         <span class="keywordflow">break</span>;
<a name="l00484"></a>00484     <span class="keywordflow">default</span>:
<a name="l00485"></a>00485         <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:S3:SEQ:Write to illegal index %2X&quot;</span>, (int)reg );
<a name="l00486"></a>00486         <span class="keywordflow">break</span>;
<a name="l00487"></a>00487     }
<a name="l00488"></a>00488 }
<a name="l00489"></a>00489 
<a name="l00490"></a>00490 <span class="comment">// to make the S3 Trio64 BIOS work</span>
<a name="l00491"></a>00491 <span class="keyword">const</span> Bit8u reg17ret[] ={0x7b, 0xc0, 0x0, 0xda};
<a name="l00492"></a>00492 Bit8u reg17index=0;
<a name="l00493"></a>00493 
<a name="l00494"></a>00494 Bitu SVGA_S3_ReadSEQ(Bitu reg,Bitu iolen) {
<a name="l00495"></a>00495     (void)iolen;<span class="comment">//UNUSED</span>
<a name="l00496"></a>00496     <span class="comment">/* S3 specific group */</span>
<a name="l00497"></a>00497     <span class="keywordflow">if</span> (reg&gt;0x8 &amp;&amp; vga.s3.pll.lock!=0x6) {
<a name="l00498"></a>00498         <span class="keywordflow">if</span> (reg&lt;0x1b) <span class="keywordflow">return</span> 0;
<a name="l00499"></a>00499         <span class="keywordflow">else</span> <span class="keywordflow">return</span> reg;
<a name="l00500"></a>00500     }
<a name="l00501"></a>00501     <span class="keywordflow">switch</span> (reg) {
<a name="l00502"></a>00502     <span class="keywordflow">case</span> 0x08:      <span class="comment">/* PLL Unlock */</span>
<a name="l00503"></a>00503         <span class="keywordflow">return</span> vga.s3.pll.lock;
<a name="l00504"></a>00504     <span class="keywordflow">case</span> 0x10:      <span class="comment">/* Memory PLL Data Low */</span>
<a name="l00505"></a>00505         <span class="keywordflow">return</span> vga.s3.mclk.n || ((vga.s3.mclk.r &lt;&lt; 5) != 0); <span class="comment">/* FIXME: What is this testing exactly? */</span>
<a name="l00506"></a>00506     <span class="keywordflow">case</span> 0x11:      <span class="comment">/* Memory PLL Data High */</span>
<a name="l00507"></a>00507         <span class="keywordflow">return</span> vga.s3.mclk.m;
<a name="l00508"></a>00508     <span class="keywordflow">case</span> 0x12:      <span class="comment">/* Video PLL Data Low */</span>
<a name="l00509"></a>00509         <span class="keywordflow">return</span> vga.s3.clk[3].n || ((vga.s3.clk[3].r &lt;&lt; 5) != 0); <span class="comment">/* FIXME: What is this testing exactly? */</span>
<a name="l00510"></a>00510     <span class="keywordflow">case</span> 0x13:      <span class="comment">/* Video Data High */</span>
<a name="l00511"></a>00511         <span class="keywordflow">return</span> vga.s3.clk[3].m;
<a name="l00512"></a>00512     <span class="keywordflow">case</span> 0x15:
<a name="l00513"></a>00513         <span class="keywordflow">return</span> vga.s3.pll.cmd;
<a name="l00514"></a>00514     <span class="keywordflow">case</span> 0x17: {
<a name="l00515"></a>00515             Bit8u retval = reg17ret[reg17index];
<a name="l00516"></a>00516             reg17index++;
<a name="l00517"></a>00517             <span class="keywordflow">if</span>(reg17index&gt;3)reg17index=0;
<a name="l00518"></a>00518             <span class="keywordflow">return</span> retval;
<a name="l00519"></a>00519         }
<a name="l00520"></a>00520     <span class="keywordflow">default</span>:
<a name="l00521"></a>00521         <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:S3:SEQ:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00522"></a>00522         <span class="keywordflow">return</span> 0;
<a name="l00523"></a>00523     }
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 
<a name="l00526"></a>00526 Bitu SVGA_S3_GetClock(<span class="keywordtype">void</span>) {
<a name="l00527"></a>00527     Bitu clock = (vga.misc_output &gt;&gt; 2) &amp; 3;
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (clock == 0)
<a name="l00529"></a>00529         clock = 25175000;
<a name="l00530"></a>00530     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock == 1)
<a name="l00531"></a>00531         clock = 28322000;
<a name="l00532"></a>00532     <span class="keywordflow">else</span> 
<a name="l00533"></a>00533         clock=1000*S3_CLOCK(vga.s3.clk[clock].m,vga.s3.clk[clock].n,vga.s3.clk[clock].r);
<a name="l00534"></a>00534     <span class="comment">/* Check for dual transfer, master clock/2 */</span>
<a name="l00535"></a>00535     <span class="keywordflow">if</span> (vga.s3.pll.cmd &amp; 0x10) clock/=2;
<a name="l00536"></a>00536     <span class="keywordflow">return</span> clock;
<a name="l00537"></a>00537 }
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 <span class="keywordtype">bool</span> SVGA_S3_HWCursorActive(<span class="keywordtype">void</span>) {
<a name="l00540"></a>00540     <span class="keywordflow">return</span> (vga.s3.hgc.curmode &amp; 0x1) != 0;
<a name="l00541"></a>00541 }
<a name="l00542"></a>00542 
<a name="l00543"></a>00543 <span class="keywordtype">bool</span> SVGA_S3_AcceptsMode(Bitu mode) {
<a name="l00544"></a>00544     <span class="keywordflow">return</span> VideoModeMemSize(mode) &lt; vga.vmemsize;
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="keywordtype">void</span> SVGA_Setup_S3Trio(<span class="keywordtype">void</span>) {
<a name="l00548"></a>00548     svga.write_p3d5 = &amp;SVGA_S3_WriteCRTC;
<a name="l00549"></a>00549     svga.read_p3d5 = &amp;SVGA_S3_ReadCRTC;
<a name="l00550"></a>00550     svga.write_p3c5 = &amp;SVGA_S3_WriteSEQ;
<a name="l00551"></a>00551     svga.read_p3c5 = &amp;SVGA_S3_ReadSEQ;
<a name="l00552"></a>00552     svga.write_p3c0 = 0; <span class="comment">/* no S3-specific functionality */</span>
<a name="l00553"></a>00553     svga.read_p3c1 = 0; <span class="comment">/* no S3-specific functionality */</span>
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     svga.set_video_mode = 0; <span class="comment">/* implemented in core */</span>
<a name="l00556"></a>00556     svga.determine_mode = 0; <span class="comment">/* implemented in core */</span>
<a name="l00557"></a>00557     svga.set_clock = 0; <span class="comment">/* implemented in core */</span>
<a name="l00558"></a>00558     svga.get_clock = &amp;SVGA_S3_GetClock;
<a name="l00559"></a>00559     svga.hardware_cursor_active = &amp;SVGA_S3_HWCursorActive;
<a name="l00560"></a>00560     svga.accepts_mode = &amp;SVGA_S3_AcceptsMode;
<a name="l00561"></a>00561 
<a name="l00562"></a>00562     <span class="comment">//if (vga.vmemsize == 0)</span>
<a name="l00563"></a>00563     <span class="comment">//  vga.vmemsize = 2*1024*1024; // the most common S3 configuration</span>
<a name="l00564"></a>00564 
<a name="l00565"></a>00565     <span class="comment">// Set CRTC 36 to specify amount of VRAM and PCI</span>
<a name="l00566"></a>00566     <span class="keywordflow">if</span> (vga.vmemsize &lt; 1024*1024) {
<a name="l00567"></a>00567         vga.vmemsize = 512*1024;
<a name="l00568"></a>00568         vga.s3.reg_36 = 0xfa;       <span class="comment">// less than 1mb fast page mode</span>
<a name="l00569"></a>00569     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.vmemsize &lt; 2048*1024)    {
<a name="l00570"></a>00570         vga.vmemsize = 1024*1024;
<a name="l00571"></a>00571         vga.s3.reg_36 = 0xda;       <span class="comment">// 1mb fast page mode</span>
<a name="l00572"></a>00572     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.vmemsize &lt; 3072*1024)    {
<a name="l00573"></a>00573         vga.vmemsize = 2048*1024;
<a name="l00574"></a>00574         vga.s3.reg_36 = 0x9a;       <span class="comment">// 2mb fast page mode</span>
<a name="l00575"></a>00575     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.vmemsize &lt; 4096*1024)    {
<a name="l00576"></a>00576         vga.vmemsize = 3072*1024;
<a name="l00577"></a>00577         vga.s3.reg_36 = 0x5a;       <span class="comment">// 3mb fast page mode</span>
<a name="l00578"></a>00578     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.vmemsize &lt; 8192*1024) {  <span class="comment">// Trio64 supported only up to 4M</span>
<a name="l00579"></a>00579         vga.vmemsize = 4096*1024;
<a name="l00580"></a>00580         vga.s3.reg_36 = 0x1a;       <span class="comment">// 4mb fast page mode</span>
<a name="l00581"></a>00581     } <span class="keywordflow">else</span> {    <span class="comment">// 8M</span>
<a name="l00582"></a>00582         vga.vmemsize = 8192*1024;
<a name="l00583"></a>00583         vga.s3.reg_36 = 0x7a;       <span class="comment">// 8mb fast page mode</span>
<a name="l00584"></a>00584     }
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     <span class="comment">// S3 ROM signature</span>
<a name="l00587"></a>00587     phys_writes(PhysMake(0xc000,0)+0x003f, <span class="stringliteral">&quot;S3 86C764&quot;</span>, 10);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     PCI_AddSVGAS3_Device();
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 13 2018 13:27:47 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
