Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : filter.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling verilog file "D:/work/ADDA_CTR.V" in library work
Compiling verilog file "D:/embedded_lab/test/filter_v5_test/multiplier.v" in library work
Module <adda_ctr> compiled
Compiling verilog file "D:/embedded_lab/test/filter_v5_test/filter.v" in library work
Module <multiplier> compiled
Module <filter> compiled
No errors in compilation
Analysis of file <"filter.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <filter>.
Module <filter> is correct for synthesis.
 
Analyzing Entity <kcpsm3> (Architecture <low_level_definition>).
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 289: Possible simulation mismatch on property <INIT> of instance <t_state_lut> set by attribute.
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 332: Possible simulation mismatch on property <INIT> of instance <int_pulse_lut> set by attribute.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 371: Possible simulation mismatch on property <INIT> of instance <int_update_lut> set by attribute.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 381: Possible simulation mismatch on property <INIT> of instance <int_value_lut> set by attribute.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 403: Possible simulation mismatch on property <INIT> of instance <move_group_lut> set by attribute.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 413: Possible simulation mismatch on property <INIT> of instance <condition_met_lut> set by attribute.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 423: Possible simulation mismatch on property <INIT> of instance <normal_count_lut> set by attribute.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 432: Possible simulation mismatch on property <INIT> of instance <call_type_lut> set by attribute.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 442: Possible simulation mismatch on property <INIT> of instance <push_pop_lut> set by attribute.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 452: Possible simulation mismatch on property <INIT> of instance <valid_move_lut> set by attribute.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 468: Possible simulation mismatch on property <INIT> of instance <flag_type_lut> set by attribute.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 483: Possible simulation mismatch on property <INIT> of instance <flag_enable_lut> set by attribute.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 493: Possible simulation mismatch on property <INIT> of instance <low_zero_lut> set by attribute.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 503: Possible simulation mismatch on property <INIT> of instance <high_zero_lut> set by attribute.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 525: Possible simulation mismatch on property <INIT> of instance <sel_shadow_zero_lut> set by attribute.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 554: Possible simulation mismatch on property <INIT> of instance <low_parity_lut> set by attribute.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 564: Possible simulation mismatch on property <INIT> of instance <high_parity_lut> set by attribute.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 587: Possible simulation mismatch on property <INIT> of instance <sel_parity_lut> set by attribute.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 597: Possible simulation mismatch on property <INIT> of instance <sel_arith_carry_lut> set by attribute.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 606: Possible simulation mismatch on property <INIT> of instance <sel_shift_carry_lut> set by attribute.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 614: Possible simulation mismatch on property <INIT> of instance <sel_shadow_carry_lut> set by attribute.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux0> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux0> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux1> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux1> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux2> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux2> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux3> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux3> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux4> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux4> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux5> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux5> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux6> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux6> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux7> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux7> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux8> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux8> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux8> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux8> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property <INIT> of instance <vector_select_mux9> set by attribute.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux9> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property <INIT> of instance <value_select_mux9> set by attribute.
    Set user-defined property "INIT =  E4" for instance <value_select_mux9> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 794: Possible simulation mismatch on property <INIT> of instance <register_type_lut> set by attribute.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 809: Possible simulation mismatch on property <INIT> of instance <register_enable_lut> set by attribute.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit00> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit00> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux0> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit10> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit10> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux1> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit20> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit20> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux2> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit30> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit30> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux3> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit40> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit40> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux4> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit50> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit50> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux5> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit60> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit60> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux6> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property <INIT> of instance <register_bit70> set by attribute.
    Set user-defined property "INIT =  0000" for instance <register_bit70> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property <INIT> of instance <operand_select_mux7> set by attribute.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 871: Possible simulation mismatch on property <INIT> of instance <memory_type_lut> set by attribute.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 886: Possible simulation mismatch on property <INIT> of instance <memory_enable_lut> set by attribute.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit0> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit1> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit2> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit3> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit4> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit5> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit6> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 906: Possible simulation mismatch on property <INIT> of instance <memory_bit7> set by attribute.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 937: Possible simulation mismatch on property <INIT> of instance <sel_logical_lut> set by attribute.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut0> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut1> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut2> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut3> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut4> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut5> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut6> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 956: Possible simulation mismatch on property <INIT> of instance <logical_lut7> set by attribute.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 989: Possible simulation mismatch on property <INIT> of instance <high_shift_in_lut> set by attribute.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 998: Possible simulation mismatch on property <INIT> of instance <low_shift_in_lut> set by attribute.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1015: Possible simulation mismatch on property <INIT> of instance <shift_carry_lut> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1041: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut0> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut1> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut2> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut3> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut4> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut5> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1061: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut6> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1081: Possible simulation mismatch on property <INIT> of instance <shift_mux_lut7> set by attribute.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1109: Possible simulation mismatch on property <INIT> of instance <sel_arith_lut> set by attribute.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1136: Possible simulation mismatch on property <INIT> of instance <arith_carry_in_lut0> set by attribute.
    Set user-defined property "INIT =  6C" for instance <arith_carry_in_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut0> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut1> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut2> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut3> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut4> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut5> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut6> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1200: Possible simulation mismatch on property <INIT> of instance <arith_carry_out_lut7> set by attribute.
    Set user-defined property "INIT =  2" for instance <arith_carry_out_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1220: Possible simulation mismatch on property <INIT> of instance <arith_lut7> set by attribute.
    Set user-defined property "INIT =  96" for instance <arith_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1244: Possible simulation mismatch on property <INIT> of instance <input_fetch_type_lut> set by attribute.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut0> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut0> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut1> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut1> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut2> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut2> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut3> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut3> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut4> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut4> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut5> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut5> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut6> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut6> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1269: Possible simulation mismatch on property <INIT> of instance <or_lut7> set by attribute.
    Set user-defined property "INIT =  FE" for instance <or_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1278: Possible simulation mismatch on property <INIT> of instance <mux_lut7> set by attribute.
    Set user-defined property "INIT =  E4" for instance <mux_lut7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1301: Possible simulation mismatch on property <INIT> of instance <io_decode_lut> set by attribute.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1311: Possible simulation mismatch on property <INIT> of instance <write_active_lut> set by attribute.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1327: Possible simulation mismatch on property <INIT> of instance <read_active_lut> set by attribute.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit0> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit1> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit2> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit3> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit4> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit4> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit5> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit5> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit6> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit6> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit7> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit7> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit8> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit8> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1368: Possible simulation mismatch on property <INIT> of instance <stack_bit9> set by attribute.
    Set user-defined property "INIT =  00000000" for instance <stack_bit9> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1415: Possible simulation mismatch on property <INIT> of instance <count_lut0> set by attribute.
    Set user-defined property "INIT =  6555" for instance <count_lut0> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1448: Possible simulation mismatch on property <INIT> of instance <count_lut1> set by attribute.
    Set user-defined property "INIT =  A999" for instance <count_lut1> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1448: Possible simulation mismatch on property <INIT> of instance <count_lut2> set by attribute.
    Set user-defined property "INIT =  A999" for instance <count_lut2> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1448: Possible simulation mismatch on property <INIT> of instance <count_lut3> set by attribute.
    Set user-defined property "INIT =  A999" for instance <count_lut3> in unit <kcpsm3>.
WARNING:Xst:2185 - "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd" line 1482: Possible simulation mismatch on property <INIT> of instance <count_lut4> set by attribute.
    Set user-defined property "INIT =  A999" for instance <count_lut4> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing module <adda_ctr>.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_00> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_01> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_02> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_03> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_04> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_05> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_06> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_07> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_08> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_09> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0A> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0B> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0C> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0D> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0E> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_0F> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_10> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_11> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_12> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_13> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_14> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_15> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_16> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_17> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_18> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_19> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1A> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1B> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1C> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1D> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1E> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_1F> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_20> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_21> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_22> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_23> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_24> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_25> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_26> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_27> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_28> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_29> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2A> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2B> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2C> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2D> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2E> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_2F> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_30> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_31> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_32> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_33> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_34> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_35> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_36> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_37> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_38> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_39> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3A> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3B> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3C> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3D> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3E> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INIT_3F> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_00> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_01> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_02> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_03> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_04> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_05> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_06> of instance <ram_1024_x_18> set by attribute.
WARNING:Xst:2185 - "D:/work/ADDA_CTR.V" line 30: Possible simulation mismatch on property <INITP_07> of instance <ram_1024_x_18> set by attribute.
Module <adda_ctr> is correct for synthesis.
 
    Set user-defined property "INIT =  00000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "SRVAL =  00000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_00 =  E005E00400010165E00EE00CE0060000022901D001D0017E022E05230218010E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_01 =  E6FF541F2780A700A600050600D3012700116301620050134FFFC0010FFF4085" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_02 =  01F800305040440201EC00775040440101D800EF640463016200A7008601E7FF" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_03 =  01FF009C5040440101FF00385040440601FE000C5040440501FC001850404403" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_04 =  545722800308020A0308020A4200430063016200A7068672A700A600050600D3" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_05 =  B0209130018F000AA203A2008301E2FFE3FF4062E10CE00EF020D130018F000A" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_06 =  01EE8530650901EE052E01EE8530650A00F1401101496A0C6B0E0C00E10CE00E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_07 =  408500075485400880016004C000A00001EE052001EE8530650701EE85306508" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_08 =  0547022E05100111D20002060206020602066205E00400015485C0016004C000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_09 =  400240D201EE052001EE052001EE0531549F4001600401EE052D01EE053D01EE" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0A =  01EE052001EE052001EE053554B1400340D201EE052001EE052001EE053254A8" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0B =  01EE053001EE053254C3400540D201EE052001EE053001EE053154BA400440D2" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0C =  01EE053001EE053140D201EE052001EE053001EE053554CC400640D201EE0520" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0D =  5CE40008010E0A0F198008FF50DB238008000400050006000700401101EE0530" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0E =  F790F680F530D4205CF0200154DDCA010900080003000206B790B680B5309420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0F =  010D03A002000700060015701460A00054F3C0018801F48000F908070005A000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_10 =  C00800AEA0005500C1010208030E07000606B5309420410806075905F530D420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_11 =  E0085515C101C008E001020023404301C008E001C2040108C008E008010EA000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_12 =  0700060023804301C008E001C008E0010122C008E010C008E010010EA000C008" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_13 =  E001C2040108A0000608070A0608070A0808090A0808090A5528C10109000800" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_14 =  12C01920013D0200C008E020010EA000553EC101C008020023804301E001C008" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_15 =  12A01720013D12B00B000A060B000A060B000A060B000A061820013DC230A20F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_16 =  056301EE056901EE0550A000C008E080C008E080010EA000C008E0201620013D" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_17 =  01EE0541A00001EE056501EE057A01EE056101EE056C01EE054201EE056F01EE" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_18 =  01EE057201EE057401EE056E01EE056F01EE054301EE052001EE054301EE0544" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_19 =  01EE052F01EE0541A00001EE053D01EE054101EE0556A00001EE056C01EE056F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1A =  110001B1A00F1010120001B1000E000E000E000E1100A00001EE053D01EE0544" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1B =  55BEC001000BA00001EE156001EE1520161001A5A000803A800759B4C00AA000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1C =  A00055CCC30101C60314A00055C7C20101C10219A00055C2C10101BD0128A000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1D =  1450A00001D5C440A4F8A000C440E40101BDC440E401A00055D1C40101CB0432" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1E =  A4F01450A000C44004F001C101DB0406040604060407145001BD01DBC408A4F0" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1F =  040EA000C44004F001C101D5C4400406040604070407145001BD01D5C440C40C" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_20 =  000EA5F0C440E401400201BDC440E40101BDC440E401450201BDC440E401C440" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_21 =  01C101DB01C601DB01CB01DB043001CBA00001C1C4400404D500000E000E000E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_22 =  52342510A00001C601C601DF050101DF050C01DF050601DF052801C101DB0420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_23 =  0F00C980C880E703E602E901E8000122A00001DFC5C0A50FA00001DFC580A50F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000008001" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3F =  4238000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_00 =  CD4ECD34D334FC0A50143A50DAA0055B0D0D0D0D0D0D0014356C0373A3A8FFCF" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_01 =  0002D6C255DDAA55E80D003CCCF3337CCCDF3337CCCDF3337CCCD333332A88D3" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_02 =  CB33333333288E830CAAAA300C8EDA4222AAAADAA488223A3624888E8B6A97B5" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_03 =  28FAA8F80A3EA8F02E28E2DCB72DCB72D2CC3976303AA2CCCCB332CCCCCCCCCC" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_04 =  000000000000000000000000000000032AABB0B0DBF3333CFFF3B82A8838E0E2" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_07 =  C000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_00 =  E005E00400010165E00EE00CE0060000022901D001D0017E022E05230218010E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_01 =  E6FF541F2780A700A600050600D3012700116301620050134FFFC0010FFF4085" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_02 =  01F800305040440201EC00775040440101D800EF640463016200A7008601E7FF" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_03 =  01FF009C5040440101FF00385040440601FE000C5040440501FC001850404403" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_04 =  545722800308020A0308020A4200430063016200A7068672A700A600050600D3" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_05 =  B0209130018F000AA203A2008301E2FFE3FF4062E10CE00EF020D130018F000A" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_06 =  01EE8530650901EE052E01EE8530650A00F1401101496A0C6B0E0C00E10CE00E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_07 =  408500075485400880016004C000A00001EE052001EE8530650701EE85306508" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_08 =  0547022E05100111D20002060206020602066205E00400015485C0016004C000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_09 =  400240D201EE052001EE052001EE0531549F4001600401EE052D01EE053D01EE" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0A =  01EE052001EE052001EE053554B1400340D201EE052001EE052001EE053254A8" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0B =  01EE053001EE053254C3400540D201EE052001EE053001EE053154BA400440D2" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0C =  01EE053001EE053140D201EE052001EE053001EE053554CC400640D201EE0520" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0D =  5CE40008010E0A0F198008FF50DB238008000400050006000700401101EE0530" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0E =  F790F680F530D4205CF0200154DDCA010900080003000206B790B680B5309420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_0F =  010D03A002000700060015701460A00054F3C0018801F48000F908070005A000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_10 =  C00800AEA0005500C1010208030E07000606B5309420410806075905F530D420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_11 =  E0085515C101C008E001020023404301C008E001C2040108C008E008010EA000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_12 =  0700060023804301C008E001C008E0010122C008E010C008E010010EA000C008" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_13 =  E001C2040108A0000608070A0608070A0808090A0808090A5528C10109000800" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_14 =  12C01920013D0200C008E020010EA000553EC101C008020023804301E001C008" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_15 =  12A01720013D12B00B000A060B000A060B000A060B000A061820013DC230A20F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_16 =  056301EE056901EE0550A000C008E080C008E080010EA000C008E0201620013D" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_17 =  01EE0541A00001EE056501EE057A01EE056101EE056C01EE054201EE056F01EE" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_18 =  01EE057201EE057401EE056E01EE056F01EE054301EE052001EE054301EE0544" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_19 =  01EE052F01EE0541A00001EE053D01EE054101EE0556A00001EE056C01EE056F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1A =  110001B1A00F1010120001B1000E000E000E000E1100A00001EE053D01EE0544" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1B =  55BEC001000BA00001EE156001EE1520161001A5A000803A800759B4C00AA000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1C =  A00055CCC30101C60314A00055C7C20101C10219A00055C2C10101BD0128A000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1D =  1450A00001D5C440A4F8A000C440E40101BDC440E401A00055D1C40101CB0432" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1E =  A4F01450A000C44004F001C101DB0406040604060407145001BD01DBC408A4F0" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_1F =  040EA000C44004F001C101D5C4400406040604070407145001BD01D5C440C40C" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_20 =  000EA5F0C440E401400201BDC440E40101BDC440E401450201BDC440E401C440" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_21 =  01C101DB01C601DB01CB01DB043001CBA00001C1C4400404D500000E000E000E" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_22 =  52342510A00001C601C601DF050101DF050C01DF050601DF052801C101DB0420" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_23 =  0F00C980C880E703E602E901E8000122A00001DFC5C0A50FA00001DFC580A50F" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000008001" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INIT_3F =  4238000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_00 =  CD4ECD34D334FC0A50143A50DAA0055B0D0D0D0D0D0D0014356C0373A3A8FFCF" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_01 =  0002D6C255DDAA55E80D003CCCF3337CCCDF3337CCCDF3337CCCD333332A88D3" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_02 =  CB33333333288E830CAAAA300C8EDA4222AAAADAA488223A3624888E8B6A97B5" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_03 =  28FAA8F80A3EA8F02E28E2DCB72DCB72D2CC3976303AA2CCCCB332CCCCCCCCCC" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_04 =  000000000000000000000000000000032AABB0B0DBF3333CFFF3B82A8838E0E2" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
    Set user-defined property "INITP_07 =  C000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <adda_ctr>.
Analyzing module <multiplier>.
Module <multiplier> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <xin<1>> in unit <filter> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <xin<0>> in unit <filter> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <multiplier>.
    Related source file is "D:/embedded_lab/test/filter_v5_test/multiplier.v".
WARNING:Xst:646 - Signal <xProductFull<16:0>> is assigned but never used.
    Found 16x16-bit multiplier for signal <xProductFull>.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier> synthesized.


Synthesizing Unit <adda_ctr>.
    Related source file is "D:/work/ADDA_CTR.V".
Unit <adda_ctr> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "D:/embedded_lab/test/filter_v5_test/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <filter>.
    Related source file is "D:/embedded_lab/test/filter_v5_test/filter.v".
WARNING:Xst:647 - Input <btn_north> is never used.
WARNING:Xst:647 - Input <btn_east> is never used.
WARNING:Xst:647 - Input <btn_west> is never used.
WARNING:Xst:647 - Input <btn_south> is never used.
WARNING:Xst:647 - Input <switch<3:1>> is never used.
WARNING:Xst:646 - Signal <port_id<5:4>> is assigned but never used.
WARNING:Xst:653 - Signal <kcpsm3_reset> is used but never assigned. Tied to value 0.
    Found 1-bit register for signal <spi_amp_cs>.
    Found 1-bit register for signal <spi_dac_clr>.
    Found 4-bit tristate buffer for signal <lcd_d>.
    Found 1-bit register for signal <lcd_e>.
    Found 1-bit register for signal <spi_adc_conv>.
    Found 1-bit register for signal <spi_dac_cs>.
    Found 1-bit register for signal <lcd_rs>.
    Found 1-bit register for signal <spi_amp_shdn>.
    Found 1-bit register for signal <spi_sck>.
    Found 1-bit register for signal <spi_sdi>.
    Found 1-bit register for signal <spi_rom_cs>.
    Found 8-bit register for signal <led>.
    Found 16-bit adder for signal <$n0000> created at line 271.
    Found 16-bit adder for signal <$n0001> created at line 270.
    Found 16-bit adder for signal <$n0002> created at line 269.
    Found 16-bit adder for signal <$n0003> created at line 268.
    Found 16-bit adder for signal <$n0004> created at line 267.
    Found 16-bit adder for signal <$n0005> created at line 266.
    Found 16-bit adder for signal <$n0006> created at line 265.
    Found 16-bit adder for signal <$n0007> created at line 264.
    Found 16-bit adder for signal <$n0008> created at line 263.
    Found 16-bit adder for signal <$n0009> created at line 262.
    Found 16-bit adder for signal <$n0010> created at line 261.
    Found 16-bit adder for signal <$n0011> created at line 260.
    Found 16-bit adder for signal <$n0012> created at line 259.
    Found 16-bit adder for signal <$n0013> created at line 258.
    Found 16-bit adder for signal <$n0014> created at line 257.
    Found 16-bit adder for signal <$n0015> created at line 256.
    Found 16-bit adder for signal <$n0016> created at line 255.
    Found 16-bit adder for signal <$n0017> created at line 254.
    Found 16-bit adder for signal <$n0018> created at line 253.
    Found 16-bit adder for signal <$n0019> created at line 252.
    Found 16-bit adder for signal <$n0020> created at line 251.
    Found 16-bit adder for signal <$n0021> created at line 250.
    Found 16-bit adder for signal <$n0022> created at line 249.
    Found 16-bit adder for signal <$n0023> created at line 248.
    Found 16-bit adder for signal <$n0024> created at line 247.
    Found 16-bit adder for signal <$n0025> created at line 246.
    Found 16-bit adder for signal <$n0026> created at line 245.
    Found 16-bit adder for signal <$n0027> created at line 244.
    Found 16-bit adder for signal <$n0028> created at line 243.
    Found 16-bit adder for signal <$n0029> created at line 242.
    Found 16-bit adder for signal <$n0030> created at line 241.
    Found 16-bit adder for signal <$n0031> created at line 240.
    Found 8-bit 3-to-1 multiplexer for signal <$n0044> created at line 350.
    Found 1-bit register for signal <event_1hz>.
    Found 1-bit register for signal <flaga>.
    Found 1-bit register for signal <flagb>.
    Found 8-bit register for signal <in_port>.
    Found 26-bit up counter for signal <int_count>.
    Found 512-bit register for signal <interreg>.
    Found 1-bit register for signal <interrupt>.
    Found 1-bit register for signal <lcd_drive>.
    Found 4-bit register for signal <lcd_output_data>.
    Found 1-bit register for signal <lcd_rw_control>.
    Found 14-bit register for signal <xin<15:2>>.
    Found 16-bit register for signal <yout>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <interreg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 570 D-type flip-flop(s).
	inferred  32 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <filter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 33
 16x16-bit multiplier                                  : 33
# Adders/Subtractors                                   : 32
 16-bit adder                                          : 32
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 66
 1-bit register                                        : 30
 16-bit register                                       : 33
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 1
 8-bit 3-to-1 multiplexer                              : 1
# Tristates                                            : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch  <yout_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_1_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_2_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_3_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_4_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_5_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_6_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_7_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_8_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_9_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_10_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_11_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_12_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_13_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_14_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_15_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_16_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_17_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_18_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_19_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_20_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_21_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_22_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_23_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_24_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_25_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_26_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_27_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_28_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_29_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_30_15> (without init value) has a constant value of 0 in block <filter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interreg_31_15> (without init value) has a constant value of 0 in block <filter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 33
 16x16-bit multiplier                                  : 33
# Adders/Subtractors                                   : 32
 16-bit adder                                          : 32
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 622
 Flip-Flops                                            : 622
# Multiplexers                                         : 1
 8-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <filter>: instances <m01>, <m06> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m01>, <m11> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m01>, <m21> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m01>, <m26> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m01>, <m31> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m02>, <m30> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m03>, <m29> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m04>, <m28> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m05>, <m27> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m07>, <m25> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m08>, <m24> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m09>, <m23> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m10>, <m22> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m12>, <m20> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m13>, <m19> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m14>, <m18> of unit <multiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <filter>: instances <m15>, <m17> of unit <multiplier> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <interreg_32_14> in Unit <filter> is equivalent to the following FF/Latch, which will be removed : <interreg_32_15> 
Loading device for application Rf_Device from file '3s500e.nph' in environment D:\Xilinx.
INFO:Xst:2261 - The FF/Latch <interreg_32_9> in Unit <filter> is equivalent to the following 5 FFs/Latches, which will be removed : <interreg_32_10> <interreg_32_11> <interreg_32_12> <interreg_32_13> <interreg_32_14> 

Optimizing unit <filter> ...

Optimizing unit <kcpsm3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter, actual ratio is 24.
FlipFlop xin_10 has been replicated 16 time(s)
FlipFlop xin_11 has been replicated 14 time(s)
FlipFlop xin_12 has been replicated 10 time(s)
FlipFlop xin_13 has been replicated 4 time(s)
FlipFlop xin_14 has been replicated 7 time(s)
FlipFlop xin_15 has been replicated 10 time(s)
FlipFlop xin_2 has been replicated 7 time(s)
FlipFlop xin_3 has been replicated 9 time(s)
FlipFlop xin_4 has been replicated 9 time(s)
FlipFlop xin_5 has been replicated 11 time(s)
FlipFlop xin_6 has been replicated 12 time(s)
FlipFlop xin_7 has been replicated 17 time(s)
FlipFlop xin_8 has been replicated 15 time(s)
FlipFlop xin_9 has been replicated 14 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : filter.ngr
Top Level Output File Name         : filter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 42

Cell Usage :
# BELS                             : 5244
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 48
#      LUT1                        : 58
#      LUT1_L                      : 123
#      LUT2                        : 164
#      LUT2_D                      : 24
#      LUT2_L                      : 1093
#      LUT3                        : 157
#      LUT3_D                      : 7
#      LUT3_L                      : 93
#      LUT4                        : 153
#      LUT4_D                      : 22
#      LUT4_L                      : 178
#      MULT_AND                    : 12
#      MUXCY                       : 1639
#      MUXF5                       : 34
#      VCC                         : 1
#      XORCY                       : 1436
# FlipFlops/Latches                : 797
#      FD                          : 24
#      FDE                         : 27
#      FDR                         : 56
#      FDRE                        : 676
#      FDRSE                       : 10
#      FDS                         : 2
#      FDSE                        : 2
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16_S18                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 3
#      IOBUF                       : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                    1140  out of   4656    24%  
 Number of Slice Flip Flops:           797  out of   9312     8%  
 Number of 4 input LUTs:              2140  out of   9312    22%  
    Number used as logic: 2072
    Number used as RAMs: 68
 Number of bonded IOBs:                 35  out of    232    15%  
 Number of BRAMs:                        1  out of     20     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 823   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.812ns (Maximum Frequency: 63.243MHz)
   Minimum input arrival time before clock: 11.092ns
   Maximum output required time after clock: 7.095ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.812ns (frequency: 63.243MHz)
  Total number of paths / destination ports: 34180670 / 1709
-------------------------------------------------------------------------
Delay:               15.812ns (Levels of Logic = 27)
  Source:            xin_2_1 (FF)
  Destination:       interreg_20_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xin_2_1 to interreg_20_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.591   1.450  xin_2_1 (xin_2_1)
     INV:I->O              1   0.704   0.880  xin<2>_INV31_INV_0 (xin<2>_INV3)
     LUT2_L:I1->LO         1   0.704   0.000  filter_m12/Mmult_xProductFull_sum_142lut (N245)
     MUXCY:S->O            1   0.464   0.000  filter_m12/Mmult_xProductFull_sum_142cy (filter_m12/Mmult_xProductFull_sum_142_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_152cy (filter_m12/Mmult_xProductFull_sum_152_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_162cy (filter_m12/Mmult_xProductFull_sum_162_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_172cy (filter_m12/Mmult_xProductFull_sum_172_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_182cy (filter_m12/Mmult_xProductFull_sum_182_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_191cy (filter_m12/Mmult_xProductFull_sum_191_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_201cy (filter_m12/Mmult_xProductFull_sum_201_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_212cy (filter_m12/Mmult_xProductFull_sum_212_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_m12/Mmult_xProductFull_sum_221cy (filter_m12/Mmult_xProductFull_sum_221_cyo)
     XORCY:CI->O           2   0.780   1.052  filter_m12/Mmult_xProductFull_sum_231_xor (m12/Mmult_xProductFull_sum_231)
     LUT1_L:I0->LO         1   0.704   0.000  m12/Mmult_xProductFull_sum_231_rt (m12/Mmult_xProductFull_sum_231_rt)
     MUXCY:S->O            1   0.464   0.000  filter_m12/Mmult_xProductFull_sum_232cy (filter_m12/Mmult_xProductFull_sum_232_cyo)
     XORCY:CI->O           4   0.780   0.996  filter_m12/Mmult_xProductFull_sum_242_xor (m12/Mmult_xProductFull_sum_242)
     LUT2_L:I1->LO         1   0.704   0.000  filter_intermediate<12><7>lut (N961)
     MUXCY:S->O            1   0.464   0.000  filter_intermediate<12><7>cy (filter_intermediate<12><7>_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_intermediate<12><8>cy (filter_intermediate<12><8>_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_intermediate<12><9>cy (filter_intermediate<12><9>_cyo)
     MUXCY:CI->O           0   0.059   0.000  filter_intermediate<12><10>cy (filter_intermediate<12><10>_cyo)
     XORCY:CI->O          10   0.780   1.213  filter_intermediate<12><11>_xor (intermediate<12><11>)
     LUT2_L:I1->LO         1   0.704   0.000  filter_add_result<12><10>lut (N1343)
     MUXCY:S->O            1   0.464   0.000  filter_add_result<12><10>cy (filter_add_result<12><10>_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_add_result<12><11>cy (filter_add_result<12><11>_cyo)
     MUXCY:CI->O           1   0.059   0.000  filter_add_result<12><12>cy (filter_add_result<12><12>_cyo)
     MUXCY:CI->O           0   0.059   0.000  filter_add_result<12><13>cy (filter_add_result<12><13>_cyo)
     XORCY:CI->O           1   0.780   0.000  filter_add_result<12><14>_xor (add_result<12><14>)
     FDRE:D                    0.308          interreg_12_14
    ----------------------------------------
    Total                     15.812ns (10.221ns logic, 5.591ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 727 / 725
-------------------------------------------------------------------------
Offset:              11.092ns (Levels of Logic = 3)
  Source:            switch<0> (PAD)
  Destination:       event_1hz (FF)
  Destination Clock: clk rising

  Data Path: switch<0> to event_1hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           338   1.218   3.606  switch_0_IBUF (switch_0_IBUF)
     BUF:I->O            338   0.704   3.606  switch_0_IBUF_1 (switch_0_IBUF_1)
     INV:I->O              9   0.704   1.124  switch<0>_INV1_INV_0 (switch<0>_INV)
     FDE:CE                    0.130          event_1hz
    ----------------------------------------
    Total                     11.092ns (2.756ns logic, 8.336ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 27
-------------------------------------------------------------------------
Offset:              7.095ns (Levels of Logic = 2)
  Source:            lcd_rw_control (FF)
  Destination:       lcd_d<4> (PAD)
  Source Clock:      clk rising

  Data Path: lcd_rw_control to lcd_d<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   1.052  lcd_rw_control (lcd_rw_control)
     LUT2:I0->O            4   0.704   0.917  _n0047_INV1 (_n0047_INV)
     IOBUF:T->IO               3.831          lcd_d_6_IOBUF (lcd_d<6>)
    ----------------------------------------
    Total                      7.095ns (5.126ns logic, 1.969ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
CPU : 79.28 / 79.52 s | Elapsed : 79.00 / 79.00 s
 
--> 

Total memory usage is 184668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  264 (   0 filtered)
Number of infos    :    5 (   0 filtered)

