Project Overview
  This project implements a 3-stage pipelined 8-bit ALU in Verilog HDL, closely mirroring the way real-world CPUs improve performance through instruction-level parallelism.

ğŸ”§ Pipeline Stages
1ï¸âƒ£ Instruction Fetch (IF) â€“ Load the instruction from memory
2ï¸âƒ£ Instruction Decode (ID) â€“ Extract operands and operation type
3ï¸âƒ£ Execution (EX) â€“ Perform the ALU operation using a custom-built ALU core

ğŸ“Œ Example Execution
Instruction (16-bit): 0x110A

Opcode (4-bit) = 1 (ADD)

Input A (8-bit) = 0x10

Input B (4-bit) = 0x0A

Result = 16 + 10 = 26

ğŸ“ˆ Future Enhancements
Planned improvements to make the design more CPU-like:

Additional pipeline stages

Instruction Decode/Control Unit

Memory Access stage with 32-bit instructions

Register File integration

Hazard detection and forwarding

ğŸ›  Tech Stack
HDL: Verilog
Simulation Tools: ModelSim / Xilinx Vivado 

