[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Fri May 31 06:29:45 2024
[*]
[dumpfile] "/home/alex/Documents/GitHub/tt07-duckcpu/test/tb.vcd"
[dumpfile_mtime] "Fri May 31 06:27:12 2024"
[dumpfile_size] 167681
[savefile] "/home/alex/Documents/GitHub/tt07-duckcpu/test/tb.gtkw"
[timestart] 21012000000
[size] 2560 1372
[pos] 2904 1129
*-28.534533 22740000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.user_project.
[treeopen] tb.user_project.soc_inst.
[treeopen] tb.user_project.soc_inst.cpu_inst.
[sst_width] 297
[signals_width] 230
[sst_expanded] 1
[sst_vpaned_height] 865
@28
tb.user_project.ena
tb.user_project.clk
tb.user_project.rst_n
@200
-Inputs
@22
tb.user_project.ui_in[7:0]
@200
-Bidirectional Pins
@22
tb.user_project.uio_in[7:0]
tb.user_project.uio_oe[7:0]
tb.user_project.uio_out[7:0]
@200
-Output Pins
@22
tb.user_project.uo_out[7:0]
@200
-SoC Bus
@22
tb.user_project.soc_inst.cpu_inst.bus_address_out[15:0]
tb.user_project.soc_inst.cpu_inst.bus_data_in[7:0]
tb.user_project.soc_inst.cpu_inst.bus_data_out[7:0]
@28
tb.user_project.soc_inst.cpu_inst.bus_read
tb.user_project.soc_inst.bus_write
tb.user_project.soc_inst.bus_wait
tb.user_project.soc_inst.memory_bus_wait
@200
-CPU registers
@22
tb.user_project.soc_inst.cpu_inst.register_A[7:0]
tb.user_project.soc_inst.cpu_inst.register_B[7:0]
tb.user_project.soc_inst.cpu_inst.register_H[7:0]
tb.user_project.soc_inst.cpu_inst.register_L[7:0]
tb.user_project.soc_inst.cpu_inst.register_PC[15:0]
@200
-CPU internal state
@28
tb.user_project.soc_inst.cpu_inst.state[2:0]
tb.user_project.soc_inst.cpu_inst.op[2:0]
tb.user_project.soc_inst.cpu_inst.subop[1:0]
@22
tb.user_project.soc_inst.cpu_inst.current_insn[7:0]
@820
tb.user_project.soc_inst.cpu_inst.current_insn_name[127:0]
@24
tb.user_project.soc_inst.cpu_inst.insn_x[1:0]
@c00024
tb.user_project.soc_inst.cpu_inst.insn_y[2:0]
@28
(0)tb.user_project.soc_inst.cpu_inst.insn_y[2:0]
(1)tb.user_project.soc_inst.cpu_inst.insn_y[2:0]
(2)tb.user_project.soc_inst.cpu_inst.insn_y[2:0]
@1401200
-group_end
@24
tb.user_project.soc_inst.cpu_inst.insn_z[2:0]
@28
tb.user_project.soc_inst.cpu_inst.insn_cc_true
@24
tb.user_project.soc_inst.cpu_inst.target_register[2:0]
@200
-ALU internal state
@22
tb.user_project.soc_inst.cpu_inst.alu_inst.operand_a[7:0]
tb.user_project.soc_inst.cpu_inst.alu_inst.operand_b[7:0]
@28
tb.user_project.soc_inst.cpu_inst.alu_inst.operator[2:0]
@22
tb.user_project.soc_inst.cpu_inst.alu_inst.result[7:0]
@200
-SPI bus
@28
tb.user_project.soc_inst.spi_inst.spi_clk
tb.user_project.soc_inst.spi_inst.spi_miso
tb.user_project.soc_inst.spi_inst.spi_mosi
tb.user_project.soc_inst.spi_inst.txn_start
tb.user_project.soc_inst.spi_inst.txn_done
tb.user_project.soc_inst.spi_inst.force_clock
tb.user_project.soc_inst.spi_inst.active
@200
-Memory controller
@22
tb.user_project.soc_inst.mem_ctrl_inst.spi_data_tx[7:0]
tb.user_project.soc_inst.mem_ctrl_inst.spi_data_rx[7:0]
@28
tb.user_project.soc_inst.mem_ctrl_inst.bus_wait
tb.user_project.soc_inst.mem_ctrl_inst.dummy_clk_active
@24
tb.user_project.soc_inst.mem_ctrl_inst.counter[2:0]
tb.user_project.soc_inst.mem_ctrl_inst.state[2:0]
@200
-Virtual SPI flash
@22
tb.virtual_flash.command[7:0]
tb.virtual_flash.address[23:0]
@28
tb.virtual_flash.state[2:0]
tb.virtual_flash.spi_ce
@22
tb.virtual_flash.data[7:0]
@200
-Virtual SPI RAM
@22
tb.virtual_ram.command[7:0]
tb.virtual_ram.address[23:0]
@23
tb.virtual_ram.state[2:0]
@28
tb.virtual_ram.spi_ce
@22
tb.virtual_ram.data[7:0]
[pattern_trace] 1
[pattern_trace] 0
