#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_BUFGCTRL
#key:7Series_BUFGCTRL
# --

BUFGCTRL #(
   .INIT_OUT(0),           // Initial value of BUFGCTRL output (0/1)
   .PRESELECT_I0("FALSE"), // BUFGCTRL output uses I0 input (TRUE/FALSE)
   .PRESELECT_I1("FALSE")  // BUFGCTRL output uses I1 input (TRUE/FALSE)
)
BUFGCTRL_inst (
   .O(O),             // 1-bit output: Clock Output pin
   .CE0(CE0),         // 1-bit input: Clock enable input for I0 input
   .CE1(CE1),         // 1-bit input: Clock enable input for I1 input
   .I0(I0),           // 1-bit input: Primary clock input
   .I1(I1),           // 1-bit input: Secondary clock input
   .IGNORE0(IGNORE0), // 1-bit input: Clock ignore input for I0
   .IGNORE1(IGNORE1), // 1-bit input: Clock ignore input for I1
   .S0(S0),           // 1-bit input: Clock select input for I0
   .S1(S1)            // 1-bit input: Clock select input for I1
);

