$comment
	File created using the following command:
		vcd file jpd_neg_8bit.msim.vcd -direction
$end
$date
	Sun Apr 02 22:46:33 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module jpd_neg_8bit_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var wire 1 " S [7] $end
$var wire 1 # S [6] $end
$var wire 1 $ S [5] $end
$var wire 1 % S [4] $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 S[7]~output_o $end
$var wire 1 2 S[6]~output_o $end
$var wire 1 3 S[5]~output_o $end
$var wire 1 4 S[4]~output_o $end
$var wire 1 5 S[3]~output_o $end
$var wire 1 6 S[2]~output_o $end
$var wire 1 7 S[1]~output_o $end
$var wire 1 8 S[0]~output_o $end
$var wire 1 9 A[6]~input_o $end
$var wire 1 : A[3]~input_o $end
$var wire 1 ; A[0]~input_o $end
$var wire 1 < A[1]~input_o $end
$var wire 1 = A[2]~input_o $end
$var wire 1 > inst|inst3|inst1|inst1~combout $end
$var wire 1 ? A[4]~input_o $end
$var wire 1 @ A[5]~input_o $end
$var wire 1 A inst|inst6|inst1|inst1~combout $end
$var wire 1 B A[7]~input_o $end
$var wire 1 C inst|inst7|inst1|inst~combout $end
$var wire 1 D inst|inst6|inst1|inst~combout $end
$var wire 1 E inst|inst5|inst1|inst~combout $end
$var wire 1 F inst|inst4|inst1|inst~combout $end
$var wire 1 G inst|inst3|inst1|inst~combout $end
$var wire 1 H inst|inst2|inst1|inst~combout $end
$var wire 1 I inst|inst1|inst1|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 !
0)
1(
1'
1&
0%
1$
1#
1"
x*
0+
1,
x-
1.
1/
10
11
12
13
04
15
16
17
08
09
0:
0;
1<
0=
1>
1?
0@
1A
0B
1C
1D
1E
0F
1G
1H
1I
$end
#1000000
