<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › mwifiex › pcie.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pcie.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* @file mwifiex_pcie.h</span>
<span class="cm"> *</span>
<span class="cm"> * @brief This file contains definitions for PCI-E interface.</span>
<span class="cm"> * driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011, Marvell International Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This software file (the &quot;File&quot;) is distributed by Marvell International</span>
<span class="cm"> * Ltd. under the terms of the GNU General Public License Version 2, June 1991</span>
<span class="cm"> * (the &quot;License&quot;).  You may use, redistribute and/or modify this File in</span>
<span class="cm"> * accordance with the terms and conditions of the License, a copy of which</span>
<span class="cm"> * is available by writing to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the</span>
<span class="cm"> * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.</span>
<span class="cm"> *</span>
<span class="cm"> * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE</span>
<span class="cm"> * IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE EXPRESSLY DISCLAIMED.  The License provides additional details about</span>
<span class="cm"> * this warranty disclaimer.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_MWIFIEX_PCIE_H</span>
<span class="cp">#define	_MWIFIEX_PCIE_H</span>

<span class="cp">#include    &lt;linux/pci.h&gt;</span>
<span class="cp">#include    &lt;linux/pcieport_if.h&gt;</span>
<span class="cp">#include    &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include    &quot;main.h&quot;</span>

<span class="cp">#define PCIE8766_DEFAULT_FW_NAME &quot;mrvl/pcie8766_uapsta.bin&quot;</span>

<span class="cm">/* Constants for Buffer Descriptor (BD) rings */</span>
<span class="cp">#define MWIFIEX_MAX_TXRX_BD			0x20</span>
<span class="cp">#define MWIFIEX_TXBD_MASK			0x3F</span>
<span class="cp">#define MWIFIEX_RXBD_MASK			0x3F</span>

<span class="cp">#define MWIFIEX_MAX_EVT_BD			0x04</span>
<span class="cp">#define MWIFIEX_EVTBD_MASK			0x07</span>

<span class="cm">/* PCIE INTERNAL REGISTERS */</span>
<span class="cp">#define PCIE_SCRATCH_0_REG				0xC10</span>
<span class="cp">#define PCIE_SCRATCH_1_REG				0xC14</span>
<span class="cp">#define PCIE_CPU_INT_EVENT				0xC18</span>
<span class="cp">#define PCIE_CPU_INT_STATUS				0xC1C</span>
<span class="cp">#define PCIE_HOST_INT_STATUS				0xC30</span>
<span class="cp">#define PCIE_HOST_INT_MASK				0xC34</span>
<span class="cp">#define PCIE_HOST_INT_STATUS_MASK			0xC3C</span>
<span class="cp">#define PCIE_SCRATCH_2_REG				0xC40</span>
<span class="cp">#define PCIE_SCRATCH_3_REG				0xC44</span>
<span class="cp">#define PCIE_SCRATCH_4_REG				0xCD0</span>
<span class="cp">#define PCIE_SCRATCH_5_REG				0xCD4</span>
<span class="cp">#define PCIE_SCRATCH_6_REG				0xCD8</span>
<span class="cp">#define PCIE_SCRATCH_7_REG				0xCDC</span>
<span class="cp">#define PCIE_SCRATCH_8_REG				0xCE0</span>
<span class="cp">#define PCIE_SCRATCH_9_REG				0xCE4</span>
<span class="cp">#define PCIE_SCRATCH_10_REG				0xCE8</span>
<span class="cp">#define PCIE_SCRATCH_11_REG				0xCEC</span>
<span class="cp">#define PCIE_SCRATCH_12_REG				0xCF0</span>

<span class="cp">#define CPU_INTR_DNLD_RDY				BIT(0)</span>
<span class="cp">#define CPU_INTR_DOOR_BELL				BIT(1)</span>
<span class="cp">#define CPU_INTR_SLEEP_CFM_DONE			BIT(2)</span>
<span class="cp">#define CPU_INTR_RESET					BIT(3)</span>

<span class="cp">#define HOST_INTR_DNLD_DONE				BIT(0)</span>
<span class="cp">#define HOST_INTR_UPLD_RDY				BIT(1)</span>
<span class="cp">#define HOST_INTR_CMD_DONE				BIT(2)</span>
<span class="cp">#define HOST_INTR_EVENT_RDY				BIT(3)</span>
<span class="cp">#define HOST_INTR_MASK					(HOST_INTR_DNLD_DONE | \</span>
<span class="cp">							 HOST_INTR_UPLD_RDY  | \</span>
<span class="cp">							 HOST_INTR_CMD_DONE  | \</span>
<span class="cp">							 HOST_INTR_EVENT_RDY)</span>

<span class="cp">#define MWIFIEX_BD_FLAG_ROLLOVER_IND			BIT(7)</span>
<span class="cp">#define MWIFIEX_BD_FLAG_FIRST_DESC			BIT(0)</span>
<span class="cp">#define MWIFIEX_BD_FLAG_LAST_DESC			BIT(1)</span>
<span class="cp">#define REG_CMD_ADDR_LO					PCIE_SCRATCH_0_REG</span>
<span class="cp">#define REG_CMD_ADDR_HI					PCIE_SCRATCH_1_REG</span>
<span class="cp">#define REG_CMD_SIZE					PCIE_SCRATCH_2_REG</span>

<span class="cp">#define REG_CMDRSP_ADDR_LO				PCIE_SCRATCH_4_REG</span>
<span class="cp">#define REG_CMDRSP_ADDR_HI				PCIE_SCRATCH_5_REG</span>

<span class="cm">/* TX buffer description read pointer */</span>
<span class="cp">#define REG_TXBD_RDPTR					PCIE_SCRATCH_6_REG</span>
<span class="cm">/* TX buffer description write pointer */</span>
<span class="cp">#define REG_TXBD_WRPTR					PCIE_SCRATCH_7_REG</span>
<span class="cm">/* RX buffer description read pointer */</span>
<span class="cp">#define REG_RXBD_RDPTR					PCIE_SCRATCH_8_REG</span>
<span class="cm">/* RX buffer description write pointer */</span>
<span class="cp">#define REG_RXBD_WRPTR					PCIE_SCRATCH_9_REG</span>
<span class="cm">/* Event buffer description read pointer */</span>
<span class="cp">#define REG_EVTBD_RDPTR					PCIE_SCRATCH_10_REG</span>
<span class="cm">/* Event buffer description write pointer */</span>
<span class="cp">#define REG_EVTBD_WRPTR					PCIE_SCRATCH_11_REG</span>
<span class="cm">/* Driver ready signature write pointer */</span>
<span class="cp">#define REG_DRV_READY					PCIE_SCRATCH_12_REG</span>

<span class="cm">/* Max retry number of command write */</span>
<span class="cp">#define MAX_WRITE_IOMEM_RETRY				2</span>
<span class="cm">/* Define PCIE block size for firmware download */</span>
<span class="cp">#define MWIFIEX_PCIE_BLOCK_SIZE_FW_DNLD		256</span>
<span class="cm">/* FW awake cookie after FW ready */</span>
<span class="cp">#define FW_AWAKE_COOKIE						(0xAA55AA55)</span>

<span class="k">struct</span> <span class="n">mwifiex_pcie_buf_desc</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">paddr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">pcie_service_card</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mwifiex_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">txbd_wrptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txbd_rdptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txbd_ring_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">txbd_ring_vbase</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">txbd_ring_pbase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mwifiex_pcie_buf_desc</span> <span class="o">*</span><span class="n">txbd_ring</span><span class="p">[</span><span class="n">MWIFIEX_MAX_TXRX_BD</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">tx_buf_list</span><span class="p">[</span><span class="n">MWIFIEX_MAX_TXRX_BD</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">rxbd_wrptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxbd_rdptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxbd_ring_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">rxbd_ring_vbase</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">rxbd_ring_pbase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mwifiex_pcie_buf_desc</span> <span class="o">*</span><span class="n">rxbd_ring</span><span class="p">[</span><span class="n">MWIFIEX_MAX_TXRX_BD</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">rx_buf_list</span><span class="p">[</span><span class="n">MWIFIEX_MAX_TXRX_BD</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">evtbd_wrptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">evtbd_rdptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">evtbd_ring_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">evtbd_ring_vbase</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">evtbd_ring_pbase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mwifiex_pcie_buf_desc</span> <span class="o">*</span><span class="n">evtbd_ring</span><span class="p">[</span><span class="n">MWIFIEX_MAX_EVT_BD</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">evt_buf_list</span><span class="p">[</span><span class="n">MWIFIEX_MAX_EVT_BD</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">cmd_buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">cmdrsp_buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">sleep_cookie</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_mmap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_mmap1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _MWIFIEX_PCIE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
