// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   mf2915@EEWS104A-015
//  Generated date: Tue May 03 15:25:11 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    markers_core
// ------------------------------------------------------------------


module markers_core (
  vin, clk, en, arst_n, vout_rsc_mgc_out_stdreg_d
);
  input [89:0] vin;
  input clk;
  input en;
  input arst_n;
  output [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  wire or_dcpl_1;
  reg aif_1_slc_svs;
  reg aif_5_slc_svs;
  reg [9:0] reg_vout_rsc_mgc_out_stdreg_d_tmp;
  reg [9:0] reg_vout_rsc_mgc_out_stdreg_d_tmp_1;
  reg [9:0] reg_vout_rsc_mgc_out_stdreg_d_tmp_2;
  wire [10:0] aif_1_aif_acc_itm;
  wire [11:0] nl_aif_1_aif_acc_itm;
  wire [9:0] if_acc_2_itm;
  wire [10:0] nl_if_acc_2_itm;
  wire [9:0] if_acc_1_itm;
  wire [10:0] nl_if_acc_1_itm;
  wire [6:0] if_acc_itm;
  wire [7:0] nl_if_acc_itm;
  wire aif_5_slc_svs_mx0;
  wire aif_1_slc_svs_mx0;
  wire or_itm;


  // Interconnect Declarations for Component Instantiations 
  assign vout_rsc_mgc_out_stdreg_d = {reg_vout_rsc_mgc_out_stdreg_d_tmp , reg_vout_rsc_mgc_out_stdreg_d_tmp_1
      , reg_vout_rsc_mgc_out_stdreg_d_tmp_2};
  assign aif_5_slc_svs_mx0 = MUX_s_1_2_2({(readslicef_10_1_9((conv_u2u_9_10(vin[9:1])
      + 10'b1111110001))) , aif_5_slc_svs}, or_dcpl_1 | (if_acc_2_itm[9]) | (aif_1_aif_acc_itm[10]));
  assign nl_aif_1_aif_acc_itm = ({1'b1 , (~ (vin[19:10]))}) + 11'b11100111;
  assign aif_1_aif_acc_itm = nl_aif_1_aif_acc_itm[10:0];
  assign nl_if_acc_2_itm = conv_u2u_9_10(vin[19:11]) + 10'b1110110101;
  assign if_acc_2_itm = nl_if_acc_2_itm[9:0];
  assign aif_1_slc_svs_mx0 = MUX_s_1_2_2({(if_acc_2_itm[9]) , aif_1_slc_svs}, or_dcpl_1);
  assign nl_if_acc_1_itm = ({1'b1 , (~ (vin[29:21]))}) + 10'b1001001;
  assign if_acc_1_itm = nl_if_acc_1_itm[9:0];
  assign nl_if_acc_itm = conv_u2u_6_7(vin[29:24]) + 7'b1111011;
  assign if_acc_itm = nl_if_acc_itm[6:0];
  assign or_itm = (readslicef_11_1_10((({1'b1 , (~ (vin[9:0]))}) + 11'b1101101)))
      | aif_5_slc_svs_mx0 | (aif_1_aif_acc_itm[10]) | aif_1_slc_svs_mx0 | (if_acc_1_itm[9])
      | (if_acc_itm[6]);
  assign or_dcpl_1 = (if_acc_itm[6]) | (if_acc_1_itm[9]);
  always @(posedge clk or negedge arst_n) begin
    if ( ~ arst_n ) begin
      aif_5_slc_svs <= 1'b0;
      aif_1_slc_svs <= 1'b0;
      reg_vout_rsc_mgc_out_stdreg_d_tmp <= 10'b0;
      reg_vout_rsc_mgc_out_stdreg_d_tmp_1 <= 10'b0;
      reg_vout_rsc_mgc_out_stdreg_d_tmp_2 <= 10'b0;
    end
    else begin
      if ( en ) begin
        aif_5_slc_svs <= aif_5_slc_svs_mx0;
        aif_1_slc_svs <= aif_1_slc_svs_mx0;
        reg_vout_rsc_mgc_out_stdreg_d_tmp <= (vin[29:20]) & ({{9{or_itm}}, or_itm});
        reg_vout_rsc_mgc_out_stdreg_d_tmp_1 <= (vin[19:10]) & ({{9{or_itm}}, or_itm});
        reg_vout_rsc_mgc_out_stdreg_d_tmp_2 <= (vin[9:0]) & ({{9{or_itm}}, or_itm});
      end
    end
  end

  function [0:0] MUX_s_1_2_2;
    input [1:0] inputs;
    input [0:0] sel;
    reg [0:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[1:1];
      end
      1'b1 : begin
        result = inputs[0:0];
      end
      default : begin
        result = inputs[1:1];
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function [0:0] readslicef_10_1_9;
    input [9:0] vector;
    reg [9:0] tmp;
  begin
    tmp = vector >> 9;
    readslicef_10_1_9 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_11_1_10;
    input [10:0] vector;
    reg [10:0] tmp;
  begin
    tmp = vector >> 10;
    readslicef_11_1_10 = tmp[0:0];
  end
  endfunction


  function  [9:0] conv_u2u_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_10 = {1'b0, vector};
  end
  endfunction


  function  [6:0] conv_u2u_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_7 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    markers
//  Generated from file(s):
//    2) $PROJECT_HOME/../markers_source/blur.c
// ------------------------------------------------------------------


module markers (
  vin, vout_rsc_z, vga_xy, volume_rsc_z, clk, en, arst_n
);
  input [89:0] vin;
  output [29:0] vout_rsc_z;
  input [19:0] vga_xy;
  output [7:0] volume_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  mgc_out_stdreg #(.rscid(4),
  .width(8)) volume_rsc_mgc_out_stdreg (
      .d(8'b0),
      .z(volume_rsc_z)
    );
  markers_core markers_core_inst (
      .vin(vin),
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



