<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="displayoo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/seven_segment_display_VHDL_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/seven_segment_display_VHDL_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_disp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_disp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seven_disp.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seven_segment_display_VHDL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seven_segment_display_VHDL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seven_segment_display_VHDL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seven_segment_display_VHDL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seven_segment_display_VHDL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seven_segment_display_VHDL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seven_segment_display_VHDL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seven_segment_display_VHDL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seven_segment_display_VHDL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seven_segment_display_VHDL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_segment_display_VHDL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="seven_segment_display_VHDL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_segment_display_VHDL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seven_segment_display_VHDL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="seven_segment_display_VHDL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="seven_segment_display_VHDL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seven_segment_display_VHDL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seven_segment_display_VHDL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seven_segment_display_VHDL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seven_segment_display_VHDL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seven_segment_display_VHDL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seven_segment_display_VHDL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seven_segment_display_VHDL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seven_segment_display_VHDL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seven_segment_display_VHDL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seven_segment_display_VHDL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_segment_display_VHDL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_segment_display_VHDL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seven_segment_display_VHDL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seven_segment_display_VHDL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_segment_display_VHDL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seven_segment_display_VHDL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seven_segment_display_VHDL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seven_segment_display_VHDL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_segment_display_VHDL_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seven_segment_display_vhdl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seven_segment_display_vhdl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seven_segment_display_vhdl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1033722985990248320" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5840506144378496648" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8048486049787548258" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669692830" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7478467675061423314" xil_pn:start_ts="1669692830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669788006" xil_pn:in_ck="-7479206442324277984" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5287908512413386043" xil_pn:start_ts="1669787998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.lso"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ngc"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ngr"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.prj"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.stx"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.syr"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.xst"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1669788322" xil_pn:in_ck="-5538292437655112729" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6343775899316499443" xil_pn:start_ts="1669788322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1669788330" xil_pn:in_ck="-1948508904298926846" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6655463860490252825" xil_pn:start_ts="1669788326">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.bld"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ngd"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1669788139" xil_pn:in_ck="-1948508904298926845" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1669788125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.pcf"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_map.map"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_map.mrp"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_map.ncd"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_map.ngm"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_map.xrpt"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_summary.xml"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1669788159" xil_pn:in_ck="9108332447282316700" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1669788139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ncd"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.pad"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.par"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ptwx"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.unroutes"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.xpi"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_pad.csv"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_pad.txt"/>
      <outfile xil_pn:name="seven_segment_display_VHDL_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1669788167" xil_pn:in_ck="5324209058480341592" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1669788160">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.ut"/>
      <outfile xil_pn:name="seven_segment_display_vhdl.bgn"/>
      <outfile xil_pn:name="seven_segment_display_vhdl.bit"/>
      <outfile xil_pn:name="seven_segment_display_vhdl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1669719399" xil_pn:in_ck="5324210464887761058" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1669719399">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
    <transform xil_pn:end_ts="1669718507" xil_pn:in_ck="5324210464887761058" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7946589813949879364" xil_pn:start_ts="1669718505">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1669788159" xil_pn:in_ck="-1948508904298926977" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1669788151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.twr"/>
      <outfile xil_pn:name="seven_segment_display_VHDL.twx"/>
    </transform>
    <transform xil_pn:end_ts="1669788009" xil_pn:in_ck="5324209058480341723" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-7925009071964553911" xil_pn:start_ts="1669788006">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/seven_segment_display_VHDL_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/seven_segment_display_VHDL_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
