<pre>name: integers-unsized
description: Integer literal constantsa
should_fail: 0
tags: 5.7.1
files: <a href="../../../tests/chapter-5/5.7.1--integers-unsized.sv" target="file-frame">tests/chapter-5/5.7.1--integers-unsized.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-5/5.7.1--integers-unsized.sv" target="file-frame">tests/chapter-5/5.7.1--integers-unsized.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>