m5out/NPB_SER_BT_Y/stats.txt:simInsts                                    160239489                       # Number of instructions simulated (Count)
m5out/NPB_SER_BT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses       630611                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_BT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses     77696044                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_BT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         3470                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_BT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     11396737                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_BT_Y/stats.txt:board.processor.cores.core.numCycles         43054615                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_BT_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts        25822                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_BT_Z/stats.txt:simInsts                                    226553737                       # Number of instructions simulated (Count)
m5out/NPB_SER_BT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses       905424                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_BT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    110600593                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_BT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         4532                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_BT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     15966785                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_BT_Z/stats.txt:board.processor.cores.core.numCycles         60005925                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_BT_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts        34041                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_CG_Y/stats.txt:simInsts                                    550636483                       # Number of instructions simulated (Count)
m5out/NPB_SER_CG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses     11366146                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_CG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    121727055                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_CG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         2487                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_CG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     61111150                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_CG_Y/stats.txt:board.processor.cores.core.numCycles        410428889                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_CG_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts      2269246                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_CG_Z/stats.txt:simInsts                                    648854826                       # Number of instructions simulated (Count)
m5out/NPB_SER_CG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses     16431147                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_CG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    143329707                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_CG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         2964                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_CG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     88567980                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_CG_Z/stats.txt:board.processor.cores.core.numCycles        538403453                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_CG_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts      2442911                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_FT_Y/stats.txt:simInsts                                    462001537                       # Number of instructions simulated (Count)
m5out/NPB_SER_FT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses      7658185                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_FT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    103072530                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_FT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         2473                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_FT_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     42039152                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_FT_Y/stats.txt:board.processor.cores.core.numCycles        343753776                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_FT_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts      1008063                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_FT_Z/stats.txt:simInsts                                    589889187                       # Number of instructions simulated (Count)
m5out/NPB_SER_FT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses     10064497                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_FT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    135728819                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_FT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         2887                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_FT_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     48796530                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_FT_Z/stats.txt:board.processor.cores.core.numCycles        415271015                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_FT_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts      1323738                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_LU_Y/stats.txt:simInsts                                    234990908                       # Number of instructions simulated (Count)
m5out/NPB_SER_LU_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses      4979596                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_LU_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses     82633313                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_LU_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses        11572                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_LU_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     18067601                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_LU_Y/stats.txt:board.processor.cores.core.numCycles         92158243                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_LU_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts       102306                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_LU_Z/stats.txt:simInsts                                    298980459                       # Number of instructions simulated (Count)
m5out/NPB_SER_LU_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses      6984782                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_LU_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    103907561                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_LU_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses        15906                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_LU_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     22584774                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_LU_Z/stats.txt:board.processor.cores.core.numCycles        118340099                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_LU_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts       122929                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_MG_Y/stats.txt:simInsts                                    606758891                       # Number of instructions simulated (Count)
m5out/NPB_SER_MG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses     16936315                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_MG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    163789466                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_MG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses        12575                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_MG_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     72093586                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_MG_Y/stats.txt:board.processor.cores.core.numCycles        734720774                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_MG_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts       524691                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_MG_Z/stats.txt:simInsts                                    768636665                       # Number of instructions simulated (Count)
m5out/NPB_SER_MG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses     22092240                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_MG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    226608049                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_MG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses        16431                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_MG_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     93337740                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_MG_Z/stats.txt:board.processor.cores.core.numCycles        885731756                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_MG_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts       683985                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_SP_Y/stats.txt:simInsts                                    220483656                       # Number of instructions simulated (Count)
m5out/NPB_SER_SP_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses      5204124                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_SP_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses     87590728                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_SP_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         5818                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_SP_Y/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     18760956                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_SP_Y/stats.txt:board.processor.cores.core.numCycles        117163013                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_SP_Y/stats.txt:board.processor.cores.core.commit.branchMispredicts       141156                       # The number of times a branch was mispredicted (Count)
m5out/NPB_SER_SP_Z/stats.txt:simInsts                                    270665429                       # Number of instructions simulated (Count)
m5out/NPB_SER_SP_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_misses      7255945                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_SP_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Dcache.m_demand_accesses    105723942                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_SP_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_misses         7300                       # Number of cache demand misses (Unspecified)
m5out/NPB_SER_SP_Z/stats.txt:board.cache_hierarchy.core_complexes.core_clusters.l1_cache.Icache.m_demand_accesses     23217831                       # Number of cache demand accesses (Unspecified)
m5out/NPB_SER_SP_Z/stats.txt:board.processor.cores.core.numCycles        150229438                       # Number of cpu cycles simulated (Cycle)
m5out/NPB_SER_SP_Z/stats.txt:board.processor.cores.core.commit.branchMispredicts       183454                       # The number of times a branch was mispredicted (Count)
