INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xsocha01/PLD-Programovatelne-logicke-obvody/demo_adder/SOURCES/simple_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_adder'
