// Seed: 1107351546
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 (
    input reg id_0,
    output id_1
);
  always @*
    if (id_0) id_1 <= id_0;
    else begin
      id_1 <= 1;
    end
  assign id_1 = 1;
  assign id_1 = 1'b0;
  reg   id_2;
  logic id_3;
  always @(posedge 1 or posedge 1'b0) id_2 <= id_3 == 1;
  logic id_4;
  logic id_5;
  assign id_3 = 1;
  logic id_6;
  always @(id_4 or 1 or 1 / 1'h0 or posedge {
    id_6,
    1
  }, 1'b0 or id_3, posedge 1 or 1 or posedge 1'h0, negedge !id_4)
    id_5 = 1'd0;
  logic id_7;
  type_16 id_8 (
      .id_0(1'b0),
      .id_1(id_6)
  );
  logic id_9;
  assign id_4 = (1);
  assign id_3 = id_9;
endmodule
