 
****************************************
Report : qor
Design : mips_processor
Version: L-2016.03-SP5
Date   : Fri Jan  1 19:53:19 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          2.75
  Critical Path Slack:           7.21
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        151
  Leaf Cell Count:              10484
  Buf/Inv Cell Count:             868
  Buf Cell Count:                 592
  Inv Cell Count:                 276
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7903
  Sequential Cell Count:         2581
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    20202.923160
  Noncombinational Area: 17205.549332
  Buf/Inv Area:           2270.522515
  Total Buffer Area:          1764.01
  Total Inverter Area:         506.51
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      209941.44
  Net YLength        :      192763.38
  -----------------------------------
  Cell Area:             37408.472493
  Design Area:           37408.472493
  Net Length        :       402704.81


  Design Rules
  -----------------------------------
  Total Number of Nets:         10566
  Nets With Violations:            18
  Max Trans Violations:             0
  Max Cap Violations:              18
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.17
  Logic Optimization:                  3.84
  Mapping Optimization:               16.78
  -----------------------------------------
  Overall Compile Time:               78.98
  Overall Compile Wall Clock Time:    82.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
