---
title: "UV-Precision Delta-Sigma ADC"
description: "High-precision delta-sigma ADC designed for EEG front-end applications for SCuM-V24B"
---

import { Callout } from 'nextra/components'

# µV-Precision Delta-Sigma ADC

The µV-Precision ADC is designed to function as an EEG front-end with high-level specifications:

| Parameter | Value |
|-----------|-------|
| Resolution | 18 bits |
| Noise | 1.0 µVrms |
| Input Bandwidth | 500 Hz |
| Spot Noise | 45 nV/√Hz |

The ADC is implemented with a delta-sigma architecture, leveraging a high oversampling ratio to achieve high resolution and low noise. The input drives a current controlled oscillator, which is sampled by the on-chip 32 MHz clock to generate a digital bitstream. The bitstream is then processed by a digital decimation filter to generate the final output sample.

## System-level Diagram and Description

![µV-ADC System Diagram](/images/2023-08-18T07-45-18-330Z.png)

## Analog Front-End

<Callout type="warning">
Documentation incomplete: Input impedance? Mins and maxs?
</Callout>

## Digital Front-End

The delta-sigma ADC's DSP chain is implemented as a cascaded integrator comb (CIC) decimation filter for noise shaping. The key CIC filter parameters for this design are N=4, R=8000, M=1

**Digital Front-End system-level diagram:**

![Digital Front-End Diagram](/images/2023-08-18T16-36-05-083Z.png)

The digital frontend features self-generated, software-programmable chopper clock generators for 1st and 2nd stage choppers. A digital de-chopper/mixer with configurable clock delay to match delay of the analog front-end is also implemented.

## Register Map

The base address of the sensor ADC DSP block is 0xB000. All registers in the table below are specified as offsets from the base address 0xB000.

| Register | Name | Size | Function |
|----------|------|------|----------|
| 0x00 | ADC_STATUS | 32 | ADC_STATUS&lt;11:6&gt; - ADC Counter P<br/>ADC_STATUS&lt;5:0&gt; - ADC Counter N |
| 0x04 | ADC_DATA | 20 | Read ADC sample from FIFO |
| 0x08 | ADC_TUNING_0 | 8 | ADC_TUNING_0&lt;5:0&gt; - Current DAC<br/>ADC_TUNING_0&lt;6&gt; - BIAS P + ADC_TUNING_0&lt;7&gt; - BIAS N |
| 0x09 | ADC_TUNING_1 | 8 | Reserved |
| 0x0A | ADC_TUNING_2 | 8 | ADC_TUNING_2&lt;0&gt; - Sensor VDD mux select |
| 0x0B | ADC_TUNING_3 | 8 | ADC_TUNING_3&lt;7:0&gt; - Reserved |
| 0x0C | ADC_CHOP_CLK_DIV_1 | 32 | 1st stage chopper clock divider |
| 0x10 | ADC_CHOP_CLK_DIV_2 | 32 | 2nd stage chopper clock divider |
| 0x14 | ADC_CHOP_CLK_EN | 2 | ADC_CHOP_CLK_EN&lt;0&gt; - Enable 1st stage chopper<br/>ADC_CHOP_CLK_EN&lt;1&gt; - Enable 2nd stage chopper |
| 0x18 | ADC_DSP_CTRL | 8 | ADC_DSP_CTRL&lt;0&gt; - Enable dechopper in DSP chain<br/>ADC_DSP_CTRL&lt;1&gt; - Select chopper clock used in the dechopper<br/>ADC_DSP_CTRL&lt;5:2&gt; - Dechopping clock delay, from 0 to 15 cycles |