Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 22:35:30 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            3 |
|      5 |            1 |
|      6 |            1 |
|      8 |            1 |
|      9 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |            1151 |          323 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           39 |
| Yes          | No                    | Yes                    |              39 |           14 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+--------------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+--------------------------+------------------+----------------+
|  clk_cpu_BUFG       | rstn_IBUF                    | alu_disp_data[0]_i_1_n_0 |                1 |              1 |
|  u_seg7x16/seg7_clk |                              | u_seg7x16/rstn           |                1 |              3 |
|  clk_cpu_BUFG       |                              | u_seg7x16/rstn           |                1 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn                |                2 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_seg7x16/rstn_0         |                2 |              5 |
|  clk_cpu_BUFG       | led_data_addr[5]_i_1_n_0     | u_seg7x16/rstn           |                2 |              6 |
|  clk_IBUF_BUFG      | u_seg7x16/o_seg_r[7]_i_1_n_0 | u_seg7x16/rstn_0         |                4 |              8 |
|  clk_IBUF_BUFG      | sw_i_IBUF[12]                |                          |                2 |              9 |
|  clk_cpu_BUFG       | sw_i_IBUF[0]                 | u_seg7x16/rstn           |                4 |             17 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/rstn_0         |                7 |             28 |
|  clk_cpu_BUFG       | rstn_IBUF                    |                          |               12 |             31 |
|                     |                              |                          |                8 |             32 |
|  clk_cpu_BUFG       | reg_data                     |                          |               25 |             32 |
|  clk_cpu_BUFG       |                              | u_seg7x16/rstn_0         |               13 |             34 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/rstn           |               26 |             61 |
|  clk_cpu_BUFG       |                              | u_rf/rstn                |               30 |            100 |
|  clk_cpu_BUFG       |                              | u_rf/rf[31][15]_i_1_n_0  |               31 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[13][15]_i_1_n_0  |               33 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[7][15]_i_1_n_0   |               19 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[26][15]_i_1_n_0  |               32 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[20][15]_i_1_n_0  |               24 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[7][31]_i_1_n_0   |               18 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[20][31]_i_1_n_0  |               28 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[26][31]_i_1_n_0  |               28 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[13][31]_i_1_n_0  |               32 |            103 |
+---------------------+------------------------------+--------------------------+------------------+----------------+


