irq_set_chip_and_handler	,	F_58
parent	,	V_124
irq_set_chained_handler	,	F_39
DIV_ROUND_UP	,	F_47
shift	,	V_42
irq_controller_lock	,	V_15
gic_handle_irq	,	F_22
writel_relaxed	,	F_12
enablemask	,	V_24
asmlinkage	,	T_3
cpu_online_mask	,	V_44
irq_desc	,	V_61
unlikely	,	F_32
gic_dist_init	,	F_42
gic_cpu_map	,	V_48
saved_spi_target	,	V_79
node	,	V_115
CONFIG_SMP	,	F_26
gic_cpu_base	,	F_8
domain	,	V_59
IRQF_NOAUTOEN	,	V_101
of_node	,	V_111
irq_mask	,	V_18
__exception_irq_entry	,	T_4
gic_retrigger	,	F_18
device_node	,	V_105
GIC_DIST_ENABLE_SET	,	V_20
of_property_read_u32	,	F_81
__alloc_percpu	,	F_54
irq_hw_number_t	,	T_8
gic_dist_save	,	F_46
irq_data_get_irq_chip_data	,	F_7
BUG	,	F_37
irq_base	,	V_117
IRQF_VALID	,	V_100
cpumask	,	V_37
chip	,	V_65
controller	,	V_106
u8	,	T_6
free_percpu	,	F_65
per_cpu_ptr	,	F_68
d	,	V_11
__cpuinit	,	T_7
irq	,	V_60
i	,	V_71
regs	,	V_54
gic_chip	,	V_98
gic_set_wake	,	F_21
gic_irq_domain_xlate	,	F_61
alloc_percpu	,	F_63
gic_data_dist_base	,	F_4
v	,	V_87
of_iomap	,	F_80
percpu_base	,	V_3
smp_processor_id	,	F_44
cpu_pm_register_notifier	,	F_55
gic_init_bases	,	F_62
gic_unmask_irq	,	F_14
gic_cnt	,	V_126
__iomem	,	T_1
__this_cpu_ptr	,	F_2
reg	,	V_40
CPU_CLUSTER_PM_ENTER	,	V_91
gic_get_percpu_base	,	F_1
intspec	,	V_107
saved_ppi_enable	,	V_82
CPU_PM_ENTER_FAILED	,	V_89
CONFIG_GIC_NON_BANKED	,	F_52
ret	,	V_51
CPU_PM_EXIT	,	V_90
CPU_PM_ENTER	,	V_88
gic_irqs	,	V_72
gic_raise_softirq	,	F_76
WARN	,	F_70
GIC_DIST_PRI	,	V_74
readl_relaxed	,	F_17
out_type	,	V_110
generic_handle_irq	,	F_34
raw_spin_lock	,	F_11
gic_nr	,	V_69
irq_set_wake	,	V_52
gicirq	,	V_23
desc	,	V_62
cpu_mask	,	V_75
irq_get_chip	,	F_30
chained_irq_exit	,	F_35
gic_pm_init	,	F_53
BUG_ON	,	F_45
intsize	,	V_108
GIC_DIST_SOFTINT	,	V_123
percpu_offset	,	V_114
gic_base	,	V_1
"cpu-offset"	,	L_6
for_each_cpu	,	F_77
cpu_base	,	V_9
host_data	,	V_104
mask	,	V_14
handle_percpu_devid_irq	,	V_99
irq_unmask	,	V_19
cascade_irq	,	V_66
set_irq_flags	,	F_59
ptr	,	V_81
gic_set_base_accessor	,	F_69
gic_notifier_block	,	V_95
gic_notifier	,	F_51
base	,	V_2
saved_spi_enable	,	V_80
gic_data	,	V_12
hwirq	,	V_13
GIC_DIST_CONFIG	,	V_34
irq_set_type	,	V_33
bit	,	V_45
irq_set_chip_data	,	F_60
hw	,	V_97
handle_IPI	,	F_27
"unable to map gic dist registers\n"	,	L_4
dist_base	,	V_8
do_bad_IRQ	,	F_33
irq_domain	,	V_96
CPU_CLUSTER_PM_EXIT	,	V_93
gic_get_cpumask	,	F_40
val	,	V_29
GIC_CPU_INTACK	,	V_58
likely	,	F_23
mask_val	,	V_38
gic_mask_irq	,	F_10
IRQ_TYPE_LEVEL_HIGH	,	V_31
gic_get_common_base	,	F_3
GIC_DIST_TARGET	,	V_41
GIC_DIST_CTR	,	V_119
force	,	V_39
NR_GIC_CPU_IF	,	V_46
cmd	,	V_86
chained_irq_enter	,	F_31
irq_data	,	V_10
irq_retrigger	,	V_35
out_hwirq	,	V_109
status	,	V_67
ENODEV	,	V_125
for_each_possible_cpu	,	F_66
gic_handle_cascade_irq	,	F_28
flags	,	V_121
IRQ_SET_MASK_OK	,	V_49
irq_domain_add_legacy	,	F_74
enabled	,	V_28
irq_get_handler_data	,	F_29
out	,	V_68
gic_secondary_init	,	F_75
gic_cascade_irq	,	F_36
enableoff	,	V_25
irq_start	,	V_113
IS_ERR_VALUE	,	F_73
chip_data	,	V_63
pr_crit	,	F_41
irq_set_percpu_devid	,	F_57
map	,	V_122
"unable to map gic cpu registers\n"	,	L_5
irq_alloc_descs	,	F_71
IRQ_TYPE_EDGE_RISING	,	V_32
"GIC_NON_BANKED not enabled, ignoring %08x offset!"	,	L_2
EINVAL	,	V_30
numa_node_id	,	F_72
GIC_DIST_ENABLE_CLEAR	,	V_16
gic_data_cpu_base	,	F_5
__init	,	T_5
self	,	V_85
nr_cpu_ids	,	V_47
notifier_block	,	V_84
gic_irq_domain_map	,	F_56
confoff	,	V_27
GIC_CPU_EOI	,	V_22
confmask	,	V_26
saved_spi_conf	,	V_78
gic_irq_domain_ops	,	V_120
gic_of_init	,	F_79
data	,	V_6
gic_irq	,	F_9
gic_cpu_save	,	F_49
gic_dist_restore	,	F_48
gic_chip_data	,	V_5
GIC_DIST_CTRL	,	V_73
hwirq_base	,	V_116
u32	,	T_2
cpu_logical_map	,	F_67
common_base	,	V_4
"Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n"	,	L_3
offset	,	V_118
CPU_CLUSTER_PM_ENTER_FAILED	,	V_92
pt_regs	,	V_53
cpumask_any_and	,	F_20
cpu	,	V_43
handle_fasteoi_irq	,	V_102
dsb	,	F_78
IRQF_PROBE	,	V_103
IRQ_TYPE_SENSE_MASK	,	V_112
irq_of_parse_and_map	,	F_82
saved_ppi_conf	,	V_83
gic	,	V_57
GIC_CPU_CTRL	,	V_77
ENXIO	,	V_36
gic_set_type	,	F_16
handle_IRQ	,	F_25
raw_spin_unlock	,	F_13
irqnr	,	V_56
gic_cpu_restore	,	F_50
get_base	,	V_7
irq_find_mapping	,	F_24
irqstat	,	V_55
gic_arch_extn	,	V_17
irq_chip	,	V_64
on	,	V_50
MAX_GIC_NR	,	V_70
gic_dist_base	,	F_6
WARN_ON	,	F_64
NOTIFY_OK	,	V_94
gic_cpu_init	,	F_43
GIC_CPU_PRIMASK	,	V_76
irq_eoi	,	V_21
"GIC CPU mask not found - kernel will fail to boot.\n"	,	L_1
gic_eoi_irq	,	F_15
irq_set_handler_data	,	F_38
gic_set_affinity	,	F_19
