Verilog Code learnings which help for FPGA RTL design enthusiasts 
