
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010627                       # Number of seconds simulated
sim_ticks                                 10626951015                       # Number of ticks simulated
final_tick                               535454544552                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194391                       # Simulator instruction rate (inst/s)
host_op_rate                                   244469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255460                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338196                       # Number of bytes of host memory used
host_seconds                                 41599.21                       # Real time elapsed on the host
sim_insts                                  8086508719                       # Number of instructions simulated
sim_ops                                   10169729730                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       273280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       277760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        98176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       116992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        99712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       285568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       115968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1477632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       574464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            574464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2135                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2170                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1356                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          906                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11544                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4488                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4488                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       445659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25715749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26137318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       397480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9238398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       433614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16332813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       433614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11008990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       445659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9382936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26872054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       445659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10912631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139045715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       445659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       397480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       433614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       433614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       445659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       445659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3444826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54057274                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54057274                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54057274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       445659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25715749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26137318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       397480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9238398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       433614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16332813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       433614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11008990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       445659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9382936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26872054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       445659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10912631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193102989                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2077726                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699249                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205246                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       852403                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817078                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213217                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9152                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11795931                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2077726                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030295                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2469633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         597137                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342681                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1242469                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23374846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20905213     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133226      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          211181      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336293      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139419      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154859      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166944      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          108873      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218838      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23374846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081530                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462871                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19991767                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       527827                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2461770                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        387126                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340406                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14399766                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        387126                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20022620                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167082                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       272962                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2437637                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14390843                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1698                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24955                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33381                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2713                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19979663                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66940895                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66940895                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2955657                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3660                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2012                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           268818                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1371048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22267                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       168822                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14371514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3668                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13588056                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        16949                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1844463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4128691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          350                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23374846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273288                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17646433     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298878      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255533      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859277      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802168      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229127      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180365      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60736      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42329      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23374846                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3225     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9805     38.44%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12476     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11382760     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215121      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1255644      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732885      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13588056                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25506                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001877                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50593412                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16219792                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13367222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13613562                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40374                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       247490                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23208                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          878                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        387126                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         116584                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12418                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14375199                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1371048                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737424                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2011                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236738                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13392912                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1180977                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       195143                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913486                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1883827                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732509                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525536                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13367433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13367222                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7816082                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20416297                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524528                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382835                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2118041                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209345                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22987720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18009454     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411495     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939149      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       506062      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377778      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211467      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130652      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116451      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285212      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22987720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285212                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37077675                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29137631                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2109450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.548430                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.548430                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392399                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392399                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60393071                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18531250                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13432522                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25484083                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2079292                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1700254                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205045                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       852679                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          818111                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213260                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9112                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20174142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11802070                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2079292                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1031371                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2470888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         597270                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        345112                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1242374                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       206486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23377907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20907019     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          133506      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          210278      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          336002      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          139901      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          155800      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166568      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          109345      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1219488      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23377907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081592                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19991949                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       529186                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2462811                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        387490                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340971                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14409637                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1608                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        387490                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20022541                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         169915                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       272780                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2439115                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86061                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14400558                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1485                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24923                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        33072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2053                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19989006                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66986087                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66986087                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17025483                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2963309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3669                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2018                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           266885                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1373287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       737582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22200                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       169236                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14380771                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13592457                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17304                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1853364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4156454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          357                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23377907                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581423                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17648936     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2298709      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1255676      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       858312      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803053      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       229860      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       179964      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61012      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42385      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23377907                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3191     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9910     38.79%     51.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12449     48.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11385787     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       215030      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1256934      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733060      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13592457                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533370                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25550                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50605675                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16237958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13370995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13618007                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        40287                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       249561                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        23271                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          871                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        387490                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         118492                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12481                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14384472                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1373287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       737582                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2018                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236524                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13397133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1181426                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195324                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1914154                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1884161                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            732728                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525706                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13371206                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13370995                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7816413                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20426301                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524680                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382664                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10000973                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12258391                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2125941                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209122                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22990417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18012247     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2411550     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       939264      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       505173      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378354      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       211211      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       130607      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116407      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       285604      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22990417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10000973                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12258391                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1838012                       # Number of memory references committed
system.switch_cpus1.commit.loads              1123706                       # Number of loads committed
system.switch_cpus1.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1759790                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11045575                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249031                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       285604                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37089080                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29156369                       # The number of ROB writes
system.switch_cpus1.timesIdled                 327145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2106176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10000973                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12258391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10000973                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548160                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548160                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392440                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392440                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60410513                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18534745                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13438884                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2319287                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1931552                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213113                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       876253                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          845049                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          249027                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9816                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20161019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12722570                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2319287                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1094076                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2650150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         595216                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        600960                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1254400                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       203678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23792291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.657274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.033842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21142141     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          161990      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          203358      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          326398      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          136392      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          175702      0.74%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          205017      0.86%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           94374      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1346919      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23792291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091008                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499232                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20042940                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       730756                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2637423                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1290                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        379881                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352343                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15551355                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        379881                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20063836                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63861                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       609996                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2617812                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        56897                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15454479                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8128                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39635                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21582257                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     71859898                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     71859898                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18006645                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3575607                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3713                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1927                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           200232                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1449829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       755282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8434                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       167747                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15084279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14455308                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15698                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1861571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3810025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23792291                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607563                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328850                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17673446     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2787237     11.71%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1140512      4.79%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       639530      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       867977      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       268277      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       263171      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       140990      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11151      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23792291                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         100214     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13734     10.82%     89.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12929     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12177900     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197297      1.36%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1786      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1325527      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       752798      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14455308                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567224                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126877                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008777                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52845482                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16949672                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14075414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14582185                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10785                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       279410                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11428                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        379881                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48896                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6140                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15088010                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1449829                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       755282                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1927                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           97                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245808                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14201326                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1302812                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       253982                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2055503                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2006951                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            752691                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557258                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14075503                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14075414                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8432486                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22661692                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552317                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372103                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10475907                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12908790                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2179283                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214708                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23412410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551365                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372045                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17950220     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2767910     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1005120      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       500190      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       457904      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       192787      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190536      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        90641      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       257102      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23412410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10475907                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12908790                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1914270                       # Number of memory references committed
system.switch_cpus2.commit.loads              1170416                       # Number of loads committed
system.switch_cpus2.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1870958                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11622258                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       266581                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       257102                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38243303                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           30556045                       # The number of ROB writes
system.switch_cpus2.timesIdled                 308583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1692005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10475907                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12908790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10475907                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.432658                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.432658                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411073                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411073                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63895969                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19668194                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14378714                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2086150                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1710896                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206556                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       863314                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          814640                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          213470                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9185                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19931745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11854423                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2086150                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1028110                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2606510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         584211                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        585553                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1229473                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       204976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23498242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20891732     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          280045      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          326177      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          179962      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          209806      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          113736      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           77341      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          202518      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1216925      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23498242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081860                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465166                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19773285                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       747535                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2585448                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19691                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        372281                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       338156                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2147                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14470317                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11075                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        372281                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19803529                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         255611                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       405815                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2576128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        84876                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14461188                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21635                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20099402                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67334212                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67334212                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17152679                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2946718                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3762                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2090                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           230769                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1381488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       751019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19926                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       165440                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14438917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13642476                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18367                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1805062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4182694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          403                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23498242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269856                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17748414     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2314140      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1242631      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       858879      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       751702      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       384936      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        92484      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60403      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44653      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23498242                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3469     11.78%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12741     43.26%     55.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13245     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11421391     83.72%     83.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213261      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1260477      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       745677      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13642476                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535329                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29455                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50831016                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16247887                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13416043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13671931                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34707                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       244746                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15494                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        372281                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         207444                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14149                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14442711                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1381488                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       751019                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2088                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235517                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13440463                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1184070                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       202013                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1929530                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1881036                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            745460                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527402                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13416326                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13416043                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7976049                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20892036                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526444                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10073011                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12358635                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2084215                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207542                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23125961                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.353241                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18076563     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2342243     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       980857      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       588757      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       409056      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       263830      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       137130      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109947      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       217578      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23125961                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10073011                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12358635                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872264                       # Number of memory references committed
system.switch_cpus3.commit.loads              1136739                       # Number of loads committed
system.switch_cpus3.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768775                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11141838                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251489                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       217578                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37351168                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29258009                       # The number of ROB writes
system.switch_cpus3.timesIdled                 306913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1986054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10073011                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12358635                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10073011                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.529958                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.529958                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395263                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395263                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60630560                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18621453                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13504617                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2111376                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1727845                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       209142                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       890193                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          830449                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217645                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9436                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20355816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11799297                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2111376                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1048094                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2463761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         569332                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        412040                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1247128                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       209107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23589124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.957196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21125363     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          114954      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          183136      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          246761      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          253882      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          215136      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          120073      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          178276      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1151543      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23589124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082850                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463003                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20151299                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       618545                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2459258                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2771                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        357248                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       347038                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14480422                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        357248                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20206785                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         130546                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       362220                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2407225                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       125097                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14474399                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16320                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        54924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20200097                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67327101                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67327101                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17505822                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2694259                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1882                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           378517                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1357336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       733060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8477                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       213177                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14455888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13729862                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2074                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1595689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3814736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23589124                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582042                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.271091                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17747189     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2428271     10.29%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1223785      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       899064      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       710026      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       289109      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       183449      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        95362      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12869      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23589124                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2521     10.97%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8391     36.50%     47.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12077     52.53%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11549360     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204240      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1244054      9.06%     94.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       730487      5.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13729862                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538758                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22989                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001674                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51073911                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16055251                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13520737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13752851                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28047                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       220264                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9684                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        357248                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         103721                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11895                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14459527                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1357336                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       733060                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1882                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       121379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       117560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       238939                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13537863                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1170584                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191999                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1901011                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1924007                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            730427                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531224                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13520857                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13520737                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7762623                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20919051                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530552                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371079                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10204625                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12556673                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1902846                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       211526                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23231876                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540493                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.384560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18053389     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2579849     11.10%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       962579      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       459275      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       403708      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       222990      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       184343      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        87943      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       277800      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23231876                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10204625                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12556673                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1860438                       # Number of memory references committed
system.switch_cpus4.commit.loads              1137066                       # Number of loads committed
system.switch_cpus4.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1810626                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11313542                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       258633                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       277800                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37413530                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29276322                       # The number of ROB writes
system.switch_cpus4.timesIdled                 310589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1895172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10204625                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12556673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10204625                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497328                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497328                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400428                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400428                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60930023                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18837610                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13420516                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2317475                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1929466                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       212856                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       876353                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          844254                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          248877                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9832                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20158262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12712165                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2317475                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1093131                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2647978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         594056                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        607476                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1253986                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23792963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.033078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21144985     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          162029      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          203390      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          326385      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          135887      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          175331      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          204539      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           94290      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1346127      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23792963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090937                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498823                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20039547                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       737667                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2635465                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1319                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        378964                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       352601                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15539158                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        378964                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20060278                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          64502                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       616038                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2615987                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        57186                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15444086                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8272                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21568266                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     71810577                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     71810577                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18002939                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3565320                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3720                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1934                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           200745                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1448244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       755522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8369                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       170349                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15077796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14451268                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15673                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1857170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3795111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23792963                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607376                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328410                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17672649     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2790029     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1140509      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       640377      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       866006      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       268457      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       262942      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       140823      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11171      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23792963                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         100346     79.06%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13659     10.76%     89.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12918     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12174380     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       197240      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1785      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1324828      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       753035      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14451268                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567066                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             126923                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008783                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52838095                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16938801                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14072638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14578191                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10881                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       278073                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11819                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        378964                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          49092                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6054                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15081537                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1448244                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       755522                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1934                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       125295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       120332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       245627                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14198292                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1302506                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       252976                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2055418                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2007034                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            752912                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557139                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14072740                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14072638                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8428749                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22648771                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552208                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372150                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10473757                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12906142                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2175447                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       214456                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23413999                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551215                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371721                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17951320     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2769036     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1005333      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       499884      2.13%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       457947      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       192497      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       190332      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        90677      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       256973      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23413999                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10473757                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12906142                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1913871                       # Number of memory references committed
system.switch_cpus5.commit.loads              1170169                       # Number of loads committed
system.switch_cpus5.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1870564                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11619894                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       266532                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       256973                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38238537                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           30542162                       # The number of ROB writes
system.switch_cpus5.timesIdled                 308449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1691333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10473757                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12906142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10473757                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.433157                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.433157                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410989                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410989                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        63881470                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19663984                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14368550                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1996931                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1801144                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106252                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       751904                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          711383                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109994                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4662                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21133167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12566337                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1996931                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       821377                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2484215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         334614                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        430731                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1214764                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24273837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.937203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21789622     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           88930      0.37%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          181859      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74717      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          412439      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          367167      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70340      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          148557      0.61%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1140206      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24273837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078359                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.493101                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21021460                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       544021                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2475052                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7822                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        225479                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       175843                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14736537                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1488                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        225479                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21042431                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         367909                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       110262                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2462892                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        64861                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14727782                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27361                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        23816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          652                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17298317                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69368459                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69368459                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15315962                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1982332                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1732                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          888                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           166316                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3473050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1755612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16458                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85955                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14696918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1738                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14122575                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7534                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1150061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2762183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24273837                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581802                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.379512                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19262302     79.35%     79.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1493620      6.15%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1234852      5.09%     90.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       532734      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       676078      2.79%     95.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       655008      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       371499      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29249      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18495      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24273837                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35900     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        279040     86.39%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8075      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8862096     62.75%     62.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       123544      0.87%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          844      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3384773     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1751318     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14122575                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.554168                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             323015                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52849530                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15849096                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14000623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14445590                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25904                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       137427                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11661                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1247                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        225479                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         332034                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17777                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14698671                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3473050                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1755612                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          888                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124340                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14022657                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3373382                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99912                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5124513                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1837036                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1751131                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.550247                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14001206                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14000623                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7564436                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14906187                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.549382                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507470                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11367041                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13358051                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1342009                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108373                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24048358                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555466                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379314                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19207638     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1763764      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       828616      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       820166      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       222742      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       954303      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71528      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51902      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127699      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24048358                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11367041                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13358051                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5079559                       # Number of memory references committed
system.switch_cpus6.commit.loads              3335613                       # Number of loads committed
system.switch_cpus6.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1763803                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11878670                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       129354                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127699                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38620680                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29625650                       # The number of ROB writes
system.switch_cpus6.timesIdled                 465320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1210459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11367041                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13358051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11367041                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.241946                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.241946                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.446041                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.446041                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69318054                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16262234                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17540209                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25484296                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2111269                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1727281                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       208837                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       890526                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          830368                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          217777                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9454                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20364462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11799817                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2111269                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1048145                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2463136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         568324                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        412114                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1247227                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       208939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23596527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21133391     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          114998      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          182341      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          246331      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          253816      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          214769      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          120484      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          179952      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1150445      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23596527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082846                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463023                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20159870                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       618713                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2458648                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2738                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        356555                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       347589                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14480653                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        356555                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20215394                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         131761                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       361041                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2406587                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       125186                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14475243                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16469                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        54865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20200813                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67332673                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67332673                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17509517                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2691284                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3472                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1751                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           377623                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1357053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8496                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       214290                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14455719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13732471                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2025                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1594382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3805006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23596527                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581970                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270774                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17752348     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2429102     10.29%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1224452      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       900578      3.82%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       709714      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       288975      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       183135      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        95594      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12629      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23596527                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2500     10.88%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8401     36.56%     47.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12080     52.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11550123     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204246      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1245109      9.07%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       731272      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13732471                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538860                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22981                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51086474                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16053637                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13523099                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13755452                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27230                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       219747                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10129                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        356555                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         104563                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11916                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14459221                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4894                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1357053                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733636                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1751                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       121185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       117291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       238476                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13540181                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1170881                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       192289                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1902086                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1924288                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            731205                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531315                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13523227                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13523099                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7761643                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20918592                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530644                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10206752                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12559286                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1899940                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       211214                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23239972                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540417                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384471                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18060810     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2580012     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       962882      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       458192      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       404773      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       223382      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       184066      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        88304      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       277551      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23239972                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10206752                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12559286                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1860810                       # Number of memory references committed
system.switch_cpus7.commit.loads              1137303                       # Number of loads committed
system.switch_cpus7.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1811015                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11315870                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       258679                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       277551                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37421582                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29275035                       # The number of ROB writes
system.switch_cpus7.timesIdled                 310053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1887769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10206752                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12559286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10206752                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.496808                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.496808                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400511                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400511                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60940285                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18839858                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13422089                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                          11546                       # number of replacements
system.l2.tagsinuse                      32764.234218                       # Cycle average of tags in use
system.l2.total_refs                          2233277                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44306                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.405746                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           314.455811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.787346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1052.961846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.301594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1081.267346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.998015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    375.940868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.548823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    633.201481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.273328                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    456.229689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.218264                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    379.507975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.155603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1107.896568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.253907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    450.849971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4062.251069                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4025.167537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2207.881926                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3578.747960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2833.074402                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2196.659424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4932.655067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2842.948399                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009596                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000970                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.032134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.032998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.019324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.013923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.033810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013759                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.123970                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122838                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.067379                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.109215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.086459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.067037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.150533                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.086760                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5187                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5191                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2942                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4191                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3083                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3096                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32455                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11437                       # number of Writeback hits
system.l2.Writeback_hits::total                 11437                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   119                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5206                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2961                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4206                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2969                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3111                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32574                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5202                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5206                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2961                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4206                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3098                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2969                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5810                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3111                       # number of overall hits
system.l2.overall_hits::total                   32574                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2135                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2170                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1353                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          914                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2231                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          906                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11541                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2135                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2170                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1356                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          906                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11544                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2135                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2170                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          767                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1356                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          914                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          779                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2231                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          906                       # number of overall misses
system.l2.overall_misses::total                 11544                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5593963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    321301349                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5294378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    327712562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5058582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    115816181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5410729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    204226476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5457954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    138496954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5612615                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    118082866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5365316                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    338501055                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5567298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    137205282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1744703560                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       452739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        452739                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5593963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    321301349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5294378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    327712562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5058582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    115816181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5410729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    204679215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5457954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    138496954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5612615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    118082866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5365316                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    338501055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5567298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    137205282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1745156299                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5593963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    321301349                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5294378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    327712562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5058582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    115816181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5410729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    204679215                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5457954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    138496954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5612615                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    118082866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5365316                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    338501055                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5567298                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    137205282                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1745156299                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3997                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43996                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11437                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11437                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7337                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7376                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3728                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8041                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44118                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7337                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7376                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3728                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8041                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44118                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.291587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.294797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.206794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.244048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.228672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.208735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.277764                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.226387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.262319                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.024590                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.290991                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.294197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.205740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.243797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.227817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.207844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.277453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.225541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261662                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.290991                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.294197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.205740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.243797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.227817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.207844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.277453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.225541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261662                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151188.189189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150492.435129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151267.942857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151019.613825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153290.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150998.932203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150298.027778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150943.441242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151609.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151528.396061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151692.297297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151582.626444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153294.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151726.156432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150467.513514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151440.708609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151174.383502                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       150913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       150913                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151188.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150492.435129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151267.942857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151019.613825                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153290.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150998.932203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150298.027778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150943.373894                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151609.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151528.396061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151692.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151582.626444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153294.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151726.156432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150467.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151440.708609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151174.315575                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151188.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150492.435129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151267.942857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151019.613825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153290.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150998.932203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150298.027778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150943.373894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151609.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151528.396061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151692.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151582.626444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153294.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151726.156432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150467.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151440.708609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151174.315575                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4488                       # number of writebacks
system.l2.writebacks::total                      4488                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2170                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          914                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2231                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          906                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11541                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11544                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3440226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    196951259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3255833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    201347104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3138389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     71157840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3311778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    125402854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3363573                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     85266351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3457548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     72700030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3327316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    208552721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3412609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     84421447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1072506878                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       277388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       277388                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3440226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    196951259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3255833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    201347104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3138389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     71157840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3311778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    125680242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3363573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     85266351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3457548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     72700030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3327316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    208552721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3412609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     84421447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1072784266                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3440226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    196951259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3255833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    201347104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3138389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     71157840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3311778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    125680242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3363573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     85266351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3457548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     72700030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3327316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    208552721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3412609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     84421447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1072784266                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.228672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.208735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.277764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.226387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.262319                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.290991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.294197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.205740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.243797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.227817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.207844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.277453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.225541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.290991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.294197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.205740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.243797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.227817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.207844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.277453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.225541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261662                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92979.081081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92248.833255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93023.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92786.683871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95102.696970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92774.237288                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91993.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92685.036216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93432.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93289.224289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93447.243243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93324.813864                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95066.171429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93479.480502                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92232.675676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93180.405077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92930.151460                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 92462.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92462.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92979.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92248.833255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93023.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92786.683871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95102.696970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92774.237288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91993.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92684.544248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93432.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93289.224289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93447.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93324.813864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95066.171429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93479.480502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92232.675676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93180.405077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92930.029972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92979.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92248.833255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93023.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92786.683871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95102.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92774.237288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91993.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92684.544248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93432.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93289.224289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93447.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93324.813864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95066.171429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93479.480502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92232.675676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93180.405077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92930.029972                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               522.963922                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250467                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1896307.702652                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.343294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   489.620628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.784648                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.838083                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242418                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242418                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242418                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242418                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242418                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7794887                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7794887                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7794887                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7794887                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7794887                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7794887                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242469                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152840.921569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152840.921569                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152840.921569                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152840.921569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152840.921569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152840.921569                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6131002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6131002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6131002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6131002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6131002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6131002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161342.157895                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161342.157895                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161342.157895                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161342.157895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161342.157895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161342.157895                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7337                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551480                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7593                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21934.871592                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.065186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.934814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.890880                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.109120                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859578                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1963                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1963                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570358                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570358                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570358                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570358                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18646                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18734                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18734                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18734                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18734                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2028016345                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2028016345                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7382406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7382406                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2035398751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2035398751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2035398751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2035398751                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589092                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589092                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589092                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589092                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021231                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108764.150220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108764.150220                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83890.977273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83890.977273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108647.312427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108647.312427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108647.312427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108647.312427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1563                       # number of writebacks
system.cpu0.dcache.writebacks::total             1563                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11324                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11397                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11397                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7322                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7337                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7337                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7337                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7337                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    687178741                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    687178741                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       988858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       988858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    688167599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    688167599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    688167599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    688167599                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004617                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004617                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004617                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004617                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93851.234772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93851.234772                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65923.866667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65923.866667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93794.139158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93794.139158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93794.139158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93794.139158                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.444864                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001250376                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1903517.825095                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.444864                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048790                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.834046                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1242327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1242327                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1242327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1242327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1242327                       # number of overall hits
system.cpu1.icache.overall_hits::total        1242327                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7214560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7214560                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7214560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7214560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7214560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7214560                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1242374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1242374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1242374                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1242374                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1242374                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1242374                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153501.276596                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153501.276596                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153501.276596                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153501.276596                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153501.276596                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153501.276596                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5805166                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5805166                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5805166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5805166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5805166                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5805166                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161254.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161254.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161254.611111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161254.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161254.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161254.611111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7375                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166552039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7631                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21825.716027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.254772                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.745228                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.891620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.108380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       860042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         860042                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710871                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1966                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1966                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1570913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1570913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1570913                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1570913                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18723                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18723                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18809                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2038392938                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2038392938                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7114311                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7114311                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2045507249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2045507249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2045507249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2045507249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       878765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       878765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1589722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1589722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1589722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1589722                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021306                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011832                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108871.064359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108871.064359                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82724.546512                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82724.546512                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108751.515179                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108751.515179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108751.515179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108751.515179                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1566                       # number of writebacks
system.cpu1.dcache.writebacks::total             1566                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11362                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11433                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11433                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7361                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7376                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    693722770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    693722770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       988101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       988101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    694710871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    694710871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    694710871                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    694710871                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008377                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008377                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004640                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004640                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004640                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004640                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94243.006385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94243.006385                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65873.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65873.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94185.313313                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94185.313313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94185.313313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94185.313313                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               484.894490                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998616872                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037993.616327                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.894490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047908                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.777075                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1254352                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1254352                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1254352                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1254352                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1254352                       # number of overall hits
system.cpu2.icache.overall_hits::total        1254352                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7315201                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7315201                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7315201                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7315201                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7315201                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7315201                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1254400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1254400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1254400                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1254400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1254400                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1254400                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152400.020833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152400.020833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152400.020833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152400.020833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152400.020833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152400.020833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5611688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5611688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5611688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5611688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5611688                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5611688                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160333.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160333.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160333.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160333.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160333.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160333.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3728                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148105215                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3984                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37175.003765                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   217.002808                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    38.997192                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.847667                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.152333                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       998095                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         998095                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       740094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        740094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1890                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1890                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1738189                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1738189                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1738189                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1738189                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9505                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9505                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          120                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9625                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9625                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9625                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9625                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    910616000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    910616000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8871208                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8871208                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    919487208                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    919487208                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    919487208                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    919487208                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1007600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1007600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       740214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       740214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1747814                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1747814                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1747814                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1747814                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009433                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009433                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000162                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005507                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005507                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005507                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005507                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95803.892688                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95803.892688                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 73926.733333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73926.733333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95531.138494                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95531.138494                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95531.138494                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95531.138494                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu2.dcache.writebacks::total              890                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5796                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          101                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5897                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5897                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3709                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3709                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3728                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3728                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    317693947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    317693947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1404940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1404940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    319098887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    319098887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    319098887                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    319098887                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85654.879213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85654.879213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73944.210526                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73944.210526                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85595.195011                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85595.195011                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85595.195011                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85595.195011                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.888655                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996791874                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1920600.913295                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.888655                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046296                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818732                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1229428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1229428                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1229428                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1229428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1229428                       # number of overall hits
system.cpu3.icache.overall_hits::total        1229428                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6878805                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6878805                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6878805                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6878805                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6878805                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6878805                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1229473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1229473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1229473                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1229473                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1229473                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1229473                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152862.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152862.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152862.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152862.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152862.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152862.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5840172                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5840172                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5840172                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5840172                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5840172                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5840172                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157842.486486                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157842.486486                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157842.486486                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157842.486486                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157842.486486                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157842.486486                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5562                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157693852                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5818                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27104.477827                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.302451                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.697549                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883994                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116006                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       864120                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         864120                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731470                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731470                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1682                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1595590                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1595590                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1595590                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1595590                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19223                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19223                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          453                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19676                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19676                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19676                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19676                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2201518925                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2201518925                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53877275                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53877275                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2255396200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2255396200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2255396200                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2255396200                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       883343                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       883343                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1615266                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1615266                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1615266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1615266                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021762                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021762                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000619                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000619                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012181                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012181                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012181                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012181                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114525.252302                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114525.252302                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118934.381898                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118934.381898                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114626.763570                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114626.763570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114626.763570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114626.763570                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2261                       # number of writebacks
system.cpu3.dcache.writebacks::total             2261                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13679                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13679                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          435                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14114                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14114                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5544                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5544                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5562                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5562                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    495789532                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    495789532                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1451459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1451459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    497240991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    497240991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    497240991                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    497240991                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006276                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006276                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003443                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003443                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003443                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003443                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89428.126263                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89428.126263                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80636.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80636.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89399.674757                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89399.674757                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89399.674757                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89399.674757                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               506.130933                       # Cycle average of tags in use
system.cpu4.icache.total_refs               995510183                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1940565.658869                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.130933                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049889                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.811107                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1247081                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1247081                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1247081                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1247081                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1247081                       # number of overall hits
system.cpu4.icache.overall_hits::total        1247081                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7095786                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7095786                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7095786                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7095786                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7095786                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7095786                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1247128                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1247128                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1247128                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1247128                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1247128                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1247128                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150974.170213                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150974.170213                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150974.170213                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150974.170213                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150974.170213                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150974.170213                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5952796                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5952796                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5952796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5952796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5952796                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5952796                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156652.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156652.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156652.526316                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156652.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156652.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156652.526316                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4012                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151803052                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35567.725398                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.904609                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.095391                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.870721                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.129279                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       856607                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         856607                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       719966                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        719966                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1862                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1862                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1734                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1576573                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1576573                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1576573                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1576573                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12802                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12802                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           87                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12889                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12889                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12889                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12889                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1399155953                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1399155953                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7250027                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7250027                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1406405980                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1406405980                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1406405980                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1406405980                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       869409                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       869409                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       720053                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       720053                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1589462                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1589462                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1589462                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1589462                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014725                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014725                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008109                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008109                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008109                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008109                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109291.981956                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109291.981956                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83333.643678                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83333.643678                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109116.764683                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109116.764683                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109116.764683                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109116.764683                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          886                       # number of writebacks
system.cpu4.dcache.writebacks::total              886                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8805                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8805                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           72                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8877                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8877                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8877                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8877                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3997                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3997                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4012                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4012                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    351040750                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    351040750                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       987316                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       987316                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    352028066                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    352028066                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    352028066                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    352028066                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002524                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002524                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002524                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002524                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87826.057043                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87826.057043                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65821.066667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65821.066667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87743.785145                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87743.785145                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87743.785145                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87743.785145                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               487.242051                       # Cycle average of tags in use
system.cpu5.icache.total_refs               998616455                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2021490.799595                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.242051                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.051670                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.780837                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1253935                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1253935                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1253935                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1253935                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1253935                       # number of overall hits
system.cpu5.icache.overall_hits::total        1253935                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7817896                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7817896                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7817896                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7817896                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7817896                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7817896                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1253986                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1253986                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1253986                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1253986                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1253986                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1253986                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153292.078431                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153292.078431                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153292.078431                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153292.078431                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153292.078431                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153292.078431                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6260313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6260313                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6260313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6260313                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6260313                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6260313                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160520.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160520.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160520.846154                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160520.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160520.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160520.846154                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3748                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148104690                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4004                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36989.183317                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   217.006178                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    38.993822                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.847680                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.152320                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       997660                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         997660                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       739997                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        739997                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1897                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1897                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1800                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1737657                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1737657                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1737657                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1737657                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9585                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9585                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           66                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9651                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9651                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9651                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9651                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    920675964                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    920675964                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5897437                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5897437                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    926573401                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    926573401                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    926573401                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    926573401                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1007245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1007245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       740063                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       740063                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1747308                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1747308                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1747308                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1747308                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009516                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005523                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005523                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005523                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005523                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96053.830360                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96053.830360                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 89355.106061                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 89355.106061                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96008.019998                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96008.019998                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96008.019998                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96008.019998                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          879                       # number of writebacks
system.cpu5.dcache.writebacks::total              879                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5853                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5853                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           50                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5903                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5903                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5903                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5903                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3732                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3732                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3748                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3748                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3748                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3748                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    321322694                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    321322694                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1178163                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1178163                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    322500857                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    322500857                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    322500857                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    322500857                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002145                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002145                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86099.328510                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86099.328510                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73635.187500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73635.187500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86046.119797                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86046.119797                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86046.119797                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86046.119797                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               568.364912                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026156042                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772290.227979                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.945903                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.419008                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.043183                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867659                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.910841                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1214716                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1214716                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1214716                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1214716                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1214716                       # number of overall hits
system.cpu6.icache.overall_hits::total        1214716                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7461855                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7461855                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7461855                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7461855                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7461855                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7461855                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1214764                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1214764                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1214764                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1214764                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1214764                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1214764                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155455.312500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155455.312500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155455.312500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155455.312500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155455.312500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155455.312500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5834354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5834354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5834354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5834354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5834354                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5834354                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162065.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162065.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162065.388889                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162065.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162065.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162065.388889                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8041                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404465973                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8297                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48748.460046                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.060524                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.939476                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433830                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566170                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3184033                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3184033                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1742186                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1742186                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          855                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          855                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          850                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4926219                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4926219                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4926219                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4926219                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28001                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28001                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28031                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28031                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28031                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28031                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2927527135                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2927527135                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2391713                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2391713                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2929918848                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2929918848                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2929918848                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2929918848                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3212034                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3212034                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1742216                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1742216                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4954250                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4954250                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4954250                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4954250                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008718                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008718                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005658                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005658                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005658                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005658                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 104550.806578                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 104550.806578                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79723.766667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79723.766667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 104524.235596                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 104524.235596                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 104524.235596                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 104524.235596                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2512                       # number of writebacks
system.cpu6.dcache.writebacks::total             2512                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        19969                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        19969                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        19990                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        19990                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        19990                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        19990                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8032                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8032                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8041                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8041                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    761297242                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    761297242                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       593824                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       593824                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    761891066                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    761891066                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    761891066                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    761891066                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002501                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002501                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001623                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001623                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001623                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94783.023157                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94783.023157                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65980.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65980.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94750.785474                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94750.785474                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94750.785474                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94750.785474                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               506.505093                       # Cycle average of tags in use
system.cpu7.icache.total_refs               995510282                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940565.851852                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.505093                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050489                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.811707                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1247180                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1247180                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1247180                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1247180                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1247180                       # number of overall hits
system.cpu7.icache.overall_hits::total        1247180                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7236990                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7236990                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7236990                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7236990                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7236990                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7236990                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1247227                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1247227                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1247227                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1247227                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1247227                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1247227                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153978.510638                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153978.510638                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153978.510638                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153978.510638                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153978.510638                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153978.510638                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6067278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6067278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6067278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6067278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6067278                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6067278                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159665.210526                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159665.210526                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159665.210526                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159665.210526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159665.210526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159665.210526                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4017                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151804165                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4273                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35526.366721                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.902932                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.097068                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870715                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129285                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       857710                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         857710                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       720106                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        720106                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1734                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1732                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1577816                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1577816                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1577816                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1577816                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12872                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12872                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           84                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12956                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12956                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12956                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12956                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1397671422                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1397671422                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6880824                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6880824                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1404552246                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1404552246                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1404552246                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1404552246                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       870582                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       870582                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       720190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       720190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1590772                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1590772                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1590772                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1590772                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014786                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014786                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008144                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008144                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008144                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008144                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108582.304382                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108582.304382                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81914.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81914.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108409.404600                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108409.404600                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108409.404600                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108409.404600                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          880                       # number of writebacks
system.cpu7.dcache.writebacks::total              880                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8870                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8939                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8939                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8939                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8939                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4002                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4002                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4017                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    350188594                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    350188594                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       986927                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       986927                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    351175521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    351175521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    351175521                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    351175521                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002525                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002525                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87503.396802                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87503.396802                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65795.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65795.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87422.335325                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87422.335325                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87422.335325                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87422.335325                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
