<def f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='41' type='void llvm::IntEqClasses::IntEqClasses(unsigned int N = 0)'/>
<doc f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='40'>/// IntEqClasses - Create an equivalence class mapping for 0 .. N-1.</doc>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='127' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs16renameComponentsERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1211' u='c' c='_ZN4llvm12SchedDFSImplC1ERNS_14SchedDFSResultE'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='17' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1584' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
