ARM GAS  /tmp/ccLUp8qh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_dbg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c"
  18              		.section	.text.dbg_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	dbg_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	dbg_deinit:
  26              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \file    gd32f4xx_dbg.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief   DBG driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccLUp8qh.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** #include "gd32f4xx_dbg.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** #define DBG_RESET_VAL       0x00000000U
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    deinitialize the DBG
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  none
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_deinit(void)
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
  27              		.loc 1 49 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL0 = DBG_RESET_VAL;
  32              		.loc 1 50 5 view .LVU1
  33              		.loc 1 50 14 is_stmt 0 view .LVU2
  34 0000 024B     		ldr	r3, .L2
  35 0002 0022     		movs	r2, #0
  36 0004 5A60     		str	r2, [r3, #4]
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL1 = DBG_RESET_VAL;
  37              		.loc 1 51 5 is_stmt 1 view .LVU3
  38              		.loc 1 51 14 is_stmt 0 view .LVU4
  39 0006 9A60     		str	r2, [r3, #8]
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
  40              		.loc 1 52 1 view .LVU5
  41 0008 7047     		bx	lr
  42              	.L3:
  43 000a 00BF     		.align	2
  44              	.L2:
  45 000c 002004E0 		.word	-536600576
  46              		.cfi_endproc
  47              	.LFE116:
  49              		.section	.text.dbg_id_get,"ax",%progbits
  50              		.align	1
  51              		.global	dbg_id_get
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	dbg_id_get:
  57              	.LFB117:
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    read DBG_ID code register
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  none
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     DBG_ID code
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** uint32_t dbg_id_get(void)
ARM GAS  /tmp/ccLUp8qh.s 			page 3


  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
  58              		.loc 1 61 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     return DBG_ID;
  63              		.loc 1 62 5 view .LVU7
  64              		.loc 1 62 12 is_stmt 0 view .LVU8
  65 0000 014B     		ldr	r3, .L5
  66 0002 1868     		ldr	r0, [r3]
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
  67              		.loc 1 63 1 view .LVU9
  68 0004 7047     		bx	lr
  69              	.L6:
  70 0006 00BF     		.align	2
  71              	.L5:
  72 0008 002004E0 		.word	-536600576
  73              		.cfi_endproc
  74              	.LFE117:
  76              		.section	.text.dbg_low_power_enable,"ax",%progbits
  77              		.align	1
  78              		.global	dbg_low_power_enable
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	dbg_low_power_enable:
  84              	.LVL0:
  85              	.LFB118:
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    enable low power behavior when the mcu is in debug mode
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  dbg_low_power:
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****                 this parameter can be any combination of the following values:
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: keep debugger connection during sleep mode
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: keep debugger connection during deepsleep mode
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: keep debugger connection during standby mode
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_low_power_enable(uint32_t dbg_low_power)
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
  86              		.loc 1 76 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL0 |= dbg_low_power;
  91              		.loc 1 77 5 view .LVU11
  92 0000 024A     		ldr	r2, .L8
  93 0002 5368     		ldr	r3, [r2, #4]
  94              		.loc 1 77 14 is_stmt 0 view .LVU12
  95 0004 0343     		orrs	r3, r3, r0
  96 0006 5360     		str	r3, [r2, #4]
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
  97              		.loc 1 78 1 view .LVU13
  98 0008 7047     		bx	lr
ARM GAS  /tmp/ccLUp8qh.s 			page 4


  99              	.L9:
 100 000a 00BF     		.align	2
 101              	.L8:
 102 000c 002004E0 		.word	-536600576
 103              		.cfi_endproc
 104              	.LFE118:
 106              		.section	.text.dbg_low_power_disable,"ax",%progbits
 107              		.align	1
 108              		.global	dbg_low_power_disable
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	dbg_low_power_disable:
 114              	.LVL1:
 115              	.LFB119:
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    disable low power behavior when the mcu is in debug mode
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  dbg_low_power:
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****                 this parameter can be any combination of the following values:
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: donot keep debugger connection during sleep mode
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: donot keep debugger connection during deepsleep mode
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: donot keep debugger connection during standby mode
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_low_power_disable(uint32_t dbg_low_power)
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
 116              		.loc 1 91 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		@ link register save eliminated.
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL0 &= ~dbg_low_power;
 121              		.loc 1 92 5 view .LVU15
 122 0000 024A     		ldr	r2, .L11
 123 0002 5368     		ldr	r3, [r2, #4]
 124              		.loc 1 92 14 is_stmt 0 view .LVU16
 125 0004 23EA0003 		bic	r3, r3, r0
 126 0008 5360     		str	r3, [r2, #4]
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
 127              		.loc 1 93 1 view .LVU17
 128 000a 7047     		bx	lr
 129              	.L12:
 130              		.align	2
 131              	.L11:
 132 000c 002004E0 		.word	-536600576
 133              		.cfi_endproc
 134              	.LFE119:
 136              		.section	.text.dbg_periph_enable,"ax",%progbits
 137              		.align	1
 138              		.global	dbg_periph_enable
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	dbg_periph_enable:
 144              	.LVL2:
ARM GAS  /tmp/ccLUp8qh.s 			page 5


 145              	.LFB120:
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    enable peripheral behavior when the mcu is in debug mode
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  dbg_periph: dbg_periph_enum
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****                 only one parameter can be selected which is shown as below:
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER1_HOLD: hold TIMER1 counter when core is halted
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER2_HOLD: hold TIMER2 counter when core is halted
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER3_HOLD: hold TIMER3 counter when core is halted
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER4_HOLD: hold TIMER4 counter when core is halted
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER5_HOLD: hold TIMER5 counter when core is halted
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER6_HOLD: hold TIMER6 counter when core is halted
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER11_HOLD: hold TIMER11 counter when core is halted
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER12_HOLD: hold TIMER12 counter when core is halted
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER13_HOLD: hold TIMER13 counter when core is halted
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_RTC_HOLD: hold RTC calendar and wakeup counter when core is halted
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_WWDGT_HOLD: debug WWDGT kept when core is halted
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_FWDGT_HOLD: debug FWDGT kept when core is halted
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C0_HOLD: hold I2C0 smbus when core is halted
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C1_HOLD: hold I2C1 smbus when core is halted
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C2_HOLD: hold I2C2 smbus when core is halted
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_CAN0_HOLD: debug CAN0 kept when core is halted
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_CAN1_HOLD: debug CAN1 kept when core is halted
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER0_HOLD: hold TIMER0 counter when core is halted
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER7_HOLD: hold TIMER7 counter when core is halted
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER8_HOLD: hold TIMER8 counter when core is halted
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER9_HOLD: hold TIMER9 counter when core is halted
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER10_HOLD: hold TIMER10 counter when core is halted
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_periph_enable(dbg_periph_enum dbg_periph)
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
 146              		.loc 1 124 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_REG_VAL(dbg_periph) |= BIT(DBG_BIT_POS(dbg_periph));
 151              		.loc 1 125 5 view .LVU19
 152 0000 8309     		lsrs	r3, r0, #6
 153 0002 03F16043 		add	r3, r3, #-536870912
 154 0006 03F58423 		add	r3, r3, #270336
 155              		.loc 1 125 32 is_stmt 0 view .LVU20
 156 000a 00F01F00 		and	r0, r0, #31
 157              	.LVL3:
 158              		.loc 1 125 5 view .LVU21
 159 000e 1968     		ldr	r1, [r3]
 160              		.loc 1 125 32 view .LVU22
 161 0010 0122     		movs	r2, #1
 162 0012 8240     		lsls	r2, r2, r0
 163              		.loc 1 125 29 view .LVU23
 164 0014 0A43     		orrs	r2, r2, r1
 165 0016 1A60     		str	r2, [r3]
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
 166              		.loc 1 126 1 view .LVU24
 167 0018 7047     		bx	lr
 168              		.cfi_endproc
ARM GAS  /tmp/ccLUp8qh.s 			page 6


 169              	.LFE120:
 171              		.section	.text.dbg_periph_disable,"ax",%progbits
 172              		.align	1
 173              		.global	dbg_periph_disable
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	dbg_periph_disable:
 179              	.LVL4:
 180              	.LFB121:
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    disable peripheral behavior when the mcu is in debug mode
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  dbg_periph: dbg_periph_enum
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****                 only one parameter can be selected which is shown as below:
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER1_HOLD: hold TIMER1 counter when core is halted
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER2_HOLD: hold TIMER2 counter when core is halted
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER3_HOLD: hold TIMER3 counter when core is halted
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER4_HOLD: hold TIMER4 counter when core is halted
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER5_HOLD: hold TIMER5 counter when core is halted
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER6_HOLD: hold TIMER6 counter when core is halted
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER11_HOLD: hold TIMER11 counter when core is halted
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER12_HOLD: hold TIMER12 counter when core is halted
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER13_HOLD: hold TIMER13 counter when core is halted
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_RTC_HOLD: hold RTC calendar and wakeup counter when core is halted
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_WWDGT_HOLD: debug WWDGT kept when core is halted
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_FWDGT_HOLD: debug FWDGT kept when core is halted
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C0_HOLD: hold I2C0 smbus when core is halted
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C1_HOLD: hold I2C1 smbus when core is halted
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_I2C2_HOLD: hold I2C2 smbus when core is halted
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_CAN0_HOLD: debug CAN0 kept when core is halted
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_CAN1_HOLD: debug CAN1 kept when core is halted
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER0_HOLD: hold TIMER0 counter when core is halted
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER7_HOLD: hold TIMER7 counter when core is halted
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER8_HOLD: hold TIMER8 counter when core is halted
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER9_HOLD: hold TIMER9 counter when core is halted
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****       \arg        DBG_TIMER10_HOLD: hold TIMER10 counter when core is halted
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_periph_disable(dbg_periph_enum dbg_periph)
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
 181              		.loc 1 158 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_REG_VAL(dbg_periph) &= ~BIT(DBG_BIT_POS(dbg_periph));
 186              		.loc 1 159 5 view .LVU26
 187 0000 8309     		lsrs	r3, r0, #6
 188 0002 03F16043 		add	r3, r3, #-536870912
 189 0006 03F58423 		add	r3, r3, #270336
 190              		.loc 1 159 33 is_stmt 0 view .LVU27
 191 000a 00F01F00 		and	r0, r0, #31
 192              	.LVL5:
 193              		.loc 1 159 5 view .LVU28
 194 000e 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccLUp8qh.s 			page 7


 195              		.loc 1 159 33 view .LVU29
 196 0010 0121     		movs	r1, #1
 197 0012 8140     		lsls	r1, r1, r0
 198              		.loc 1 159 29 view .LVU30
 199 0014 22EA0102 		bic	r2, r2, r1
 200 0018 1A60     		str	r2, [r3]
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
 201              		.loc 1 160 1 view .LVU31
 202 001a 7047     		bx	lr
 203              		.cfi_endproc
 204              	.LFE121:
 206              		.section	.text.dbg_trace_pin_enable,"ax",%progbits
 207              		.align	1
 208              		.global	dbg_trace_pin_enable
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	dbg_trace_pin_enable:
 214              	.LFB122:
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    enable trace pin assignment
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  none
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_trace_pin_enable(void)
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
 215              		.loc 1 169 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL0 |= DBG_CTL0_TRACE_IOEN;
 220              		.loc 1 170 5 view .LVU33
 221 0000 024A     		ldr	r2, .L16
 222 0002 5368     		ldr	r3, [r2, #4]
 223              		.loc 1 170 14 is_stmt 0 view .LVU34
 224 0004 43F02003 		orr	r3, r3, #32
 225 0008 5360     		str	r3, [r2, #4]
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
 226              		.loc 1 171 1 view .LVU35
 227 000a 7047     		bx	lr
 228              	.L17:
 229              		.align	2
 230              	.L16:
 231 000c 002004E0 		.word	-536600576
 232              		.cfi_endproc
 233              	.LFE122:
 235              		.section	.text.dbg_trace_pin_disable,"ax",%progbits
 236              		.align	1
 237              		.global	dbg_trace_pin_disable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	dbg_trace_pin_disable:
 243              	.LFB123:
ARM GAS  /tmp/ccLUp8qh.s 			page 8


 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** 
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** /*!
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \brief    disable trace pin assignment
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[in]  none
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \param[out] none
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     \retval     none
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** */
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** void dbg_trace_pin_disable(void)
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** {
 244              		.loc 1 180 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c ****     DBG_CTL0 &= ~DBG_CTL0_TRACE_IOEN;
 249              		.loc 1 181 5 view .LVU37
 250 0000 024A     		ldr	r2, .L19
 251 0002 5368     		ldr	r3, [r2, #4]
 252              		.loc 1 181 14 is_stmt 0 view .LVU38
 253 0004 23F02003 		bic	r3, r3, #32
 254 0008 5360     		str	r3, [r2, #4]
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dbg.c **** }
 255              		.loc 1 182 1 view .LVU39
 256 000a 7047     		bx	lr
 257              	.L20:
 258              		.align	2
 259              	.L19:
 260 000c 002004E0 		.word	-536600576
 261              		.cfi_endproc
 262              	.LFE123:
 264              		.text
 265              	.Letext0:
 266              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 267              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 268              		.file 4 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_dbg.h"
ARM GAS  /tmp/ccLUp8qh.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_dbg.c
     /tmp/ccLUp8qh.s:19     .text.dbg_deinit:0000000000000000 $t
     /tmp/ccLUp8qh.s:25     .text.dbg_deinit:0000000000000000 dbg_deinit
     /tmp/ccLUp8qh.s:45     .text.dbg_deinit:000000000000000c $d
     /tmp/ccLUp8qh.s:50     .text.dbg_id_get:0000000000000000 $t
     /tmp/ccLUp8qh.s:56     .text.dbg_id_get:0000000000000000 dbg_id_get
     /tmp/ccLUp8qh.s:72     .text.dbg_id_get:0000000000000008 $d
     /tmp/ccLUp8qh.s:77     .text.dbg_low_power_enable:0000000000000000 $t
     /tmp/ccLUp8qh.s:83     .text.dbg_low_power_enable:0000000000000000 dbg_low_power_enable
     /tmp/ccLUp8qh.s:102    .text.dbg_low_power_enable:000000000000000c $d
     /tmp/ccLUp8qh.s:107    .text.dbg_low_power_disable:0000000000000000 $t
     /tmp/ccLUp8qh.s:113    .text.dbg_low_power_disable:0000000000000000 dbg_low_power_disable
     /tmp/ccLUp8qh.s:132    .text.dbg_low_power_disable:000000000000000c $d
     /tmp/ccLUp8qh.s:137    .text.dbg_periph_enable:0000000000000000 $t
     /tmp/ccLUp8qh.s:143    .text.dbg_periph_enable:0000000000000000 dbg_periph_enable
     /tmp/ccLUp8qh.s:172    .text.dbg_periph_disable:0000000000000000 $t
     /tmp/ccLUp8qh.s:178    .text.dbg_periph_disable:0000000000000000 dbg_periph_disable
     /tmp/ccLUp8qh.s:207    .text.dbg_trace_pin_enable:0000000000000000 $t
     /tmp/ccLUp8qh.s:213    .text.dbg_trace_pin_enable:0000000000000000 dbg_trace_pin_enable
     /tmp/ccLUp8qh.s:231    .text.dbg_trace_pin_enable:000000000000000c $d
     /tmp/ccLUp8qh.s:236    .text.dbg_trace_pin_disable:0000000000000000 $t
     /tmp/ccLUp8qh.s:242    .text.dbg_trace_pin_disable:0000000000000000 dbg_trace_pin_disable
     /tmp/ccLUp8qh.s:260    .text.dbg_trace_pin_disable:000000000000000c $d

NO UNDEFINED SYMBOLS
