<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5038" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5038{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5038{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5038{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5038{left:87px;bottom:1089px;letter-spacing:0.09px;}
#t5_5038{left:181px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6_5038{left:87px;bottom:1076px;letter-spacing:0.09px;}
#t7_5038{left:216px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_5038{left:87px;bottom:1062px;letter-spacing:0.1px;}
#t9_5038{left:233px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#ta_5038{left:87px;bottom:1048px;letter-spacing:0.09px;}
#tb_5038{left:216px;bottom:1048px;letter-spacing:0.1px;word-spacing:0.01px;}
#tc_5038{left:87px;bottom:1034px;letter-spacing:0.1px;}
#td_5038{left:233px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.01px;}
#te_5038{left:87px;bottom:1021px;letter-spacing:0.08px;}
#tf_5038{left:154px;bottom:1021px;letter-spacing:0.1px;}
#tg_5038{left:69px;bottom:1007px;letter-spacing:0.12px;}
#th_5038{left:251px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.1px;}
#ti_5038{left:69px;bottom:993px;letter-spacing:0.12px;}
#tj_5038{left:187px;bottom:993px;letter-spacing:0.09px;}
#tk_5038{left:124px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tl_5038{left:124px;bottom:966px;letter-spacing:0.1px;word-spacing:0.01px;}
#tm_5038{left:69px;bottom:952px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tn_5038{left:221px;bottom:952px;letter-spacing:0.09px;word-spacing:0.04px;}
#to_5038{left:124px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#tp_5038{left:124px;bottom:924px;letter-spacing:0.1px;}
#tq_5038{left:69px;bottom:911px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tr_5038{left:221px;bottom:911px;letter-spacing:0.09px;word-spacing:0.04px;}
#ts_5038{left:124px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#tt_5038{left:124px;bottom:883px;letter-spacing:0.1px;}
#tu_5038{left:69px;bottom:869px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tv_5038{left:221px;bottom:869px;letter-spacing:0.09px;word-spacing:0.04px;}
#tw_5038{left:124px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#tx_5038{left:124px;bottom:842px;letter-spacing:0.1px;}
#ty_5038{left:69px;bottom:828px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tz_5038{left:221px;bottom:828px;letter-spacing:0.09px;word-spacing:0.04px;}
#t10_5038{left:124px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_5038{left:124px;bottom:801px;letter-spacing:0.1px;}
#t12_5038{left:69px;bottom:787px;letter-spacing:0.12px;}
#t13_5038{left:224px;bottom:787px;letter-spacing:0.09px;}
#t14_5038{left:124px;bottom:773px;letter-spacing:0.09px;word-spacing:-0.75px;}
#t15_5038{left:124px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t16_5038{left:69px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.92px;}
#t17_5038{left:211px;bottom:746px;letter-spacing:0.09px;word-spacing:-1px;}
#t18_5038{left:124px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_5038{left:124px;bottom:718px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1a_5038{left:69px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.64px;}
#t1b_5038{left:180px;bottom:704px;letter-spacing:0.09px;word-spacing:-0.73px;}
#t1c_5038{left:124px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1d_5038{left:124px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_5038{left:69px;bottom:663px;letter-spacing:0.12px;}
#t1f_5038{left:241px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_5038{left:124px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1h_5038{left:124px;bottom:636px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1i_5038{left:69px;bottom:622px;letter-spacing:0.12px;}
#t1j_5038{left:252px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1k_5038{left:124px;bottom:608px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1l_5038{left:124px;bottom:594px;letter-spacing:0.09px;word-spacing:-0.75px;}
#t1m_5038{left:124px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1n_5038{left:124px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1o_5038{left:69px;bottom:553px;letter-spacing:0.12px;}
#t1p_5038{left:223px;bottom:553px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1q_5038{left:69px;bottom:539px;letter-spacing:0.1px;}
#t1r_5038{left:87px;bottom:526px;letter-spacing:0.1px;}
#t1s_5038{left:234px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_5038{left:69px;bottom:512px;letter-spacing:0.08px;}
#t1u_5038{left:87px;bottom:498px;letter-spacing:0.1px;}
#t1v_5038{left:171px;bottom:498px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t1w_5038{left:69px;bottom:484px;letter-spacing:0.09px;}
#t1x_5038{left:269px;bottom:484px;letter-spacing:0.09px;}
#t1y_5038{left:69px;bottom:471px;letter-spacing:0.09px;}
#t1z_5038{left:148px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t20_5038{left:69px;bottom:457px;letter-spacing:0.1px;}
#t21_5038{left:87px;bottom:443px;letter-spacing:0.11px;}
#t22_5038{left:151px;bottom:443px;letter-spacing:0.1px;}
#t23_5038{left:87px;bottom:429px;letter-spacing:0.09px;}
#t24_5038{left:294px;bottom:429px;letter-spacing:0.09px;word-spacing:0.1px;}
#t25_5038{left:87px;bottom:416px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t26_5038{left:298px;bottom:416px;letter-spacing:0.1px;word-spacing:0.09px;}
#t27_5038{left:87px;bottom:402px;letter-spacing:0.09px;}
#t28_5038{left:158px;bottom:402px;letter-spacing:0.09px;}
#t29_5038{left:87px;bottom:388px;letter-spacing:0.09px;}
#t2a_5038{left:260px;bottom:388px;letter-spacing:0.09px;}
#t2b_5038{left:87px;bottom:374px;letter-spacing:0.09px;}
#t2c_5038{left:278px;bottom:374px;letter-spacing:0.1px;}
#t2d_5038{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2e_5038{left:290px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2f_5038{left:87px;bottom:347px;letter-spacing:0.09px;}
#t2g_5038{left:164px;bottom:347px;letter-spacing:0.1px;}
#t2h_5038{left:87px;bottom:333px;letter-spacing:0.07px;}
#t2i_5038{left:109px;bottom:333px;letter-spacing:0.1px;}
#t2j_5038{left:87px;bottom:319px;letter-spacing:0.1px;}
#t2k_5038{left:135px;bottom:319px;letter-spacing:0.09px;}
#t2l_5038{left:87px;bottom:306px;letter-spacing:0.1px;}
#t2m_5038{left:246px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2n_5038{left:87px;bottom:292px;letter-spacing:0.09px;}
#t2o_5038{left:162px;bottom:292px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2p_5038{left:87px;bottom:278px;letter-spacing:0.09px;}
#t2q_5038{left:192px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2r_5038{left:87px;bottom:264px;letter-spacing:0.09px;}
#t2s_5038{left:234px;bottom:264px;letter-spacing:0.1px;}
#t2t_5038{left:87px;bottom:251px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t2u_5038{left:216px;bottom:251px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2v_5038{left:69px;bottom:237px;letter-spacing:0.09px;}
#t2w_5038{left:227px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2x_5038{left:69px;bottom:223px;letter-spacing:0.09px;}
#t2y_5038{left:137px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2z_5038{left:87px;bottom:209px;letter-spacing:0.09px;}
#t30_5038{left:158px;bottom:209px;letter-spacing:0.09px;}
#t31_5038{left:87px;bottom:196px;letter-spacing:0.1px;word-spacing:0.01px;}
#t32_5038{left:154px;bottom:196px;letter-spacing:0.1px;}
#t33_5038{left:87px;bottom:182px;letter-spacing:0.09px;}
#t34_5038{left:164px;bottom:182px;letter-spacing:0.1px;}
#t35_5038{left:87px;bottom:168px;letter-spacing:0.07px;}
#t36_5038{left:109px;bottom:168px;letter-spacing:0.1px;}
#t37_5038{left:87px;bottom:154px;letter-spacing:0.09px;}
#t38_5038{left:235px;bottom:154px;letter-spacing:0.09px;}
#t39_5038{left:87px;bottom:141px;letter-spacing:0.09px;}
#t3a_5038{left:124px;bottom:141px;letter-spacing:0.1px;}
#t3b_5038{left:69px;bottom:127px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t3c_5038{left:278px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3d_5038{left:69px;bottom:113px;letter-spacing:0.09px;}
#t3e_5038{left:490px;bottom:1089px;letter-spacing:0.1px;}
#t3f_5038{left:571px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3g_5038{left:490px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3h_5038{left:600px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3i_5038{left:472px;bottom:1062px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t3j_5038{left:568px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3k_5038{left:472px;bottom:1048px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3l_5038{left:755px;bottom:1048px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3m_5038{left:527px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3n_5038{left:472px;bottom:1021px;letter-spacing:0.08px;}
#t3o_5038{left:490px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t3p_5038{left:574px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3q_5038{left:508px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3r_5038{left:508px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3s_5038{left:472px;bottom:966px;letter-spacing:0.09px;}
#t3t_5038{left:687px;bottom:966px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3u_5038{left:472px;bottom:952px;letter-spacing:0.09px;}
#t3v_5038{left:490px;bottom:938px;letter-spacing:0.1px;}
#t3w_5038{left:571px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_5038{left:490px;bottom:924px;letter-spacing:0.1px;}
#t3y_5038{left:604px;bottom:924px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3z_5038{left:472px;bottom:911px;letter-spacing:0.1px;}
#t40_5038{left:577px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_5038{left:472px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5038{left:556px;bottom:897px;letter-spacing:0.1px;}
#t43_5038{left:472px;bottom:883px;letter-spacing:0.09px;}
#t44_5038{left:541px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#t45_5038{left:527px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t46_5038{left:472px;bottom:856px;letter-spacing:0.09px;}
#t47_5038{left:547px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_5038{left:472px;bottom:842px;letter-spacing:0.08px;}
#t49_5038{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4a_5038{left:561px;bottom:828px;letter-spacing:0.1px;}
#t4b_5038{left:490px;bottom:814px;letter-spacing:0.09px;}
#t4c_5038{left:598px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5038{left:490px;bottom:801px;letter-spacing:0.09px;}
#t4e_5038{left:527px;bottom:801px;letter-spacing:0.09px;}
#t4f_5038{left:490px;bottom:787px;letter-spacing:0.1px;}
#t4g_5038{left:591px;bottom:787px;letter-spacing:0.1px;}
#t4h_5038{left:490px;bottom:773px;letter-spacing:0.1px;}
#t4i_5038{left:593px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4j_5038{left:472px;bottom:759px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t4k_5038{left:621px;bottom:759px;letter-spacing:0.1px;}
#t4l_5038{left:472px;bottom:746px;letter-spacing:0.1px;}
#t4m_5038{left:612px;bottom:746px;letter-spacing:0.09px;}
#t4n_5038{left:527px;bottom:732px;letter-spacing:0.09px;}
#t4o_5038{left:472px;bottom:718px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4p_5038{left:490px;bottom:704px;letter-spacing:0.09px;}
#t4q_5038{left:620px;bottom:704px;letter-spacing:0.1px;}
#t4r_5038{left:490px;bottom:691px;letter-spacing:0.1px;}
#t4s_5038{left:681px;bottom:691px;letter-spacing:0.1px;}
#t4t_5038{left:490px;bottom:677px;letter-spacing:0.09px;}
#t4u_5038{left:616px;bottom:677px;letter-spacing:0.1px;}
#t4v_5038{left:490px;bottom:663px;letter-spacing:0.09px;}
#t4w_5038{left:634px;bottom:663px;letter-spacing:0.1px;}
#t4x_5038{left:472px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4y_5038{left:689px;bottom:649px;letter-spacing:0.1px;word-spacing:0.09px;}
#t4z_5038{left:472px;bottom:636px;letter-spacing:0.08px;}
#t50_5038{left:622px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5038{left:472px;bottom:622px;letter-spacing:0.09px;}
#t52_5038{left:542px;bottom:622px;letter-spacing:0.1px;}
#t53_5038{left:472px;bottom:608px;letter-spacing:0.08px;word-spacing:0.01px;}
#t54_5038{left:511px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t55_5038{left:472px;bottom:594px;letter-spacing:0.08px;}
#t56_5038{left:632px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t57_5038{left:472px;bottom:581px;letter-spacing:0.08px;}
#t58_5038{left:490px;bottom:567px;letter-spacing:0.08px;word-spacing:0.01px;}
#t59_5038{left:606px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5a_5038{left:490px;bottom:553px;letter-spacing:0.09px;}
#t5b_5038{left:627px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5038{left:490px;bottom:539px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5d_5038{left:630px;bottom:539px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5e_5038{left:490px;bottom:526px;letter-spacing:0.1px;}
#t5f_5038{left:534px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5g_5038{left:490px;bottom:512px;letter-spacing:0.09px;}
#t5h_5038{left:622px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5i_5038{left:490px;bottom:498px;letter-spacing:0.1px;}
#t5j_5038{left:570px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5038{left:490px;bottom:484px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5038{left:557px;bottom:484px;letter-spacing:0.1px;}
#t5m_5038{left:490px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5n_5038{left:595px;bottom:471px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5o_5038{left:490px;bottom:457px;letter-spacing:0.09px;}
#t5p_5038{left:608px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5038{left:490px;bottom:443px;letter-spacing:0.09px;}
#t5r_5038{left:790px;bottom:443px;}
#t5s_5038{left:508px;bottom:429px;letter-spacing:0.09px;}
#t5t_5038{left:490px;bottom:416px;letter-spacing:0.09px;}
#t5u_5038{left:688px;bottom:416px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5v_5038{left:490px;bottom:402px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t5w_5038{left:631px;bottom:402px;letter-spacing:0.1px;}
#t5x_5038{left:490px;bottom:388px;letter-spacing:0.1px;}
#t5y_5038{left:654px;bottom:388px;letter-spacing:0.09px;}
#t5z_5038{left:490px;bottom:374px;letter-spacing:0.1px;}
#t60_5038{left:622px;bottom:374px;letter-spacing:0.1px;word-spacing:0.01px;}
#t61_5038{left:490px;bottom:361px;letter-spacing:0.1px;}
#t62_5038{left:538px;bottom:361px;letter-spacing:0.1px;}
#t63_5038{left:490px;bottom:347px;letter-spacing:0.11px;}
#t64_5038{left:524px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5038{left:490px;bottom:333px;letter-spacing:0.09px;}
#t66_5038{left:630px;bottom:333px;letter-spacing:0.1px;}
#t67_5038{left:490px;bottom:319px;letter-spacing:0.1px;word-spacing:0.01px;}
#t68_5038{left:572px;bottom:319px;letter-spacing:0.1px;}
#t69_5038{left:490px;bottom:306px;letter-spacing:0.1px;}
#t6a_5038{left:585px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6b_5038{left:490px;bottom:292px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6c_5038{left:550px;bottom:292px;letter-spacing:0.09px;}
#t6d_5038{left:490px;bottom:278px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t6e_5038{left:765px;bottom:278px;letter-spacing:0.1px;}
#t6f_5038{left:490px;bottom:264px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6g_5038{left:535px;bottom:264px;letter-spacing:0.1px;}
#t6h_5038{left:472px;bottom:251px;letter-spacing:0.09px;}
#t6i_5038{left:582px;bottom:251px;letter-spacing:0.1px;}
#t6j_5038{left:472px;bottom:237px;letter-spacing:0.09px;}
#t6k_5038{left:605px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6l_5038{left:527px;bottom:223px;letter-spacing:0.09px;}
#t6m_5038{left:472px;bottom:209px;letter-spacing:0.08px;word-spacing:0.02px;}
#t6n_5038{left:519px;bottom:209px;letter-spacing:0.09px;}
#t6o_5038{left:472px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6p_5038{left:533px;bottom:196px;letter-spacing:0.09px;}
#t6q_5038{left:472px;bottom:182px;letter-spacing:0.09px;}
#t6r_5038{left:472px;bottom:168px;letter-spacing:0.09px;}
#t6s_5038{left:548px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6t_5038{left:527px;bottom:154px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6u_5038{left:472px;bottom:141px;letter-spacing:0.09px;}
#t6v_5038{left:555px;bottom:141px;letter-spacing:0.1px;word-spacing:0.1px;}
#t6w_5038{left:472px;bottom:127px;letter-spacing:0.09px;}
#t6x_5038{left:555px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6y_5038{left:472px;bottom:113px;letter-spacing:0.09px;word-spacing:-0.73px;}
#t6z_5038{left:783px;bottom:113px;letter-spacing:0.09px;word-spacing:-0.82px;}

.s1_5038{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5038{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5038{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5038" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5038Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5038" style="-webkit-user-select: none;"><object width="935" height="1210" data="5038/5038.svg" type="image/svg+xml" id="pdf5038" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5038" class="t s1_5038">INDEX </span>
<span id="t2_5038" class="t s2_5038">Index-14 </span><span id="t3_5038" class="t s2_5038">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5038" class="t s2_5038">thermal status log</span><span id="t5_5038" class="t s3_5038">, Vol.3-15-42, Vol.3-15-46 </span>
<span id="t6_5038" class="t s2_5038">thermal threshold #1 log</span><span id="t7_5038" class="t s3_5038">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t8_5038" class="t s2_5038">thermal threshold #1 status</span><span id="t9_5038" class="t s3_5038">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="ta_5038" class="t s2_5038">thermal threshold #2 log</span><span id="tb_5038" class="t s3_5038">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="tc_5038" class="t s2_5038">thermal threshold #2 status</span><span id="td_5038" class="t s3_5038">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="te_5038" class="t s2_5038">validation bit</span><span id="tf_5038" class="t s3_5038">, Vol.3-15-43 </span>
<span id="tg_5038" class="t s2_5038">IA32_TIME_STAMP_COUNTER MSR</span><span id="th_5038" class="t s3_5038">, Vol.4-2-371 </span>
<span id="ti_5038" class="t s2_5038">IA32_VMX_BASIC MSR</span><span id="tj_5038" class="t s3_5038">, Vol.3-25-3, Vol.1-A-1, Vol.1-A-2, Vol.4-2-79, </span>
<span id="tk_5038" class="t s3_5038">Vol.4-2-90, Vol.4-2-99, Vol.4-2-154, Vol.4-2-192, </span>
<span id="tl_5038" class="t s3_5038">Vol.4-2-391, Vol.4-2-405 </span>
<span id="tm_5038" class="t s2_5038">IA32_VMX_CR0_FIXED0 MSR</span><span id="tn_5038" class="t s3_5038">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="to_5038" class="t s3_5038">Vol.4-2-99, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="tp_5038" class="t s3_5038">Vol.4-2-405 </span>
<span id="tq_5038" class="t s2_5038">IA32_VMX_CR0_FIXED1 MSR</span><span id="tr_5038" class="t s3_5038">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="ts_5038" class="t s3_5038">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="tt_5038" class="t s3_5038">Vol.4-2-406 </span>
<span id="tu_5038" class="t s2_5038">IA32_VMX_CR4_FIXED0 MSR</span><span id="tv_5038" class="t s3_5038">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="tw_5038" class="t s3_5038">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="tx_5038" class="t s3_5038">Vol.4-2-406 </span>
<span id="ty_5038" class="t s2_5038">IA32_VMX_CR4_FIXED1 MSR</span><span id="tz_5038" class="t s3_5038">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="t10_5038" class="t s3_5038">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="t11_5038" class="t s3_5038">Vol.4-2-406 </span>
<span id="t12_5038" class="t s2_5038">IA32_VMX_ENTRY_CTLS MSR</span><span id="t13_5038" class="t s3_5038">, Vol.1-A-2, Vol.1-A-5, Vol.1-A-6, </span>
<span id="t14_5038" class="t s3_5038">Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, Vol.4-2-155, Vol.4-2-192, </span>
<span id="t15_5038" class="t s3_5038">Vol.4-2-392, Vol.4-2-405 </span>
<span id="t16_5038" class="t s2_5038">IA32_VMX_EXIT_CTLS MSR</span><span id="t17_5038" class="t s3_5038">, Vol.1-A-2, Vol.1-A-4, Vol.1-A-5, Vol.4-2-79, </span>
<span id="t18_5038" class="t s3_5038">Vol.4-2-91, Vol.4-2-99, Vol.4-2-155, Vol.4-2-192, </span>
<span id="t19_5038" class="t s3_5038">Vol.4-2-391, Vol.4-2-405 </span>
<span id="t1a_5038" class="t s2_5038">IA32_VMX_MISC MSR</span><span id="t1b_5038" class="t s3_5038">, Vol.3-25-6, Vol.3-27-3, Vol.3-27-13, Vol.4-32-26, </span>
<span id="t1c_5038" class="t s3_5038">Vol.1-A-6, Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, Vol.4-2-155, </span>
<span id="t1d_5038" class="t s3_5038">Vol.4-2-193, Vol.4-2-392, Vol.4-2-405 </span>
<span id="t1e_5038" class="t s2_5038">IA32_VMX_PINBASED_CTLS MSR</span><span id="t1f_5038" class="t s3_5038">, Vol.1-A-2, Vol.1-A-3, Vol.4-2-79, </span>
<span id="t1g_5038" class="t s3_5038">Vol.4-2-91, Vol.4-2-99, Vol.4-2-154, Vol.4-2-192, </span>
<span id="t1h_5038" class="t s3_5038">Vol.4-2-391, Vol.4-2-405 </span>
<span id="t1i_5038" class="t s2_5038">IA32_VMX_PROCBASED_CTLS MSR</span><span id="t1j_5038" class="t s3_5038">, Vol.3-25-10, Vol.1-A-2, Vol.1-A-3, </span>
<span id="t1k_5038" class="t s3_5038">Vol.1-A-4, Vol.1-A-5, Vol.1-A-8, Vol.1-A-9, Vol.4-2-79, </span>
<span id="t1l_5038" class="t s3_5038">Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, Vol.4-2-100, Vol.4-2-154, </span>
<span id="t1m_5038" class="t s3_5038">Vol.4-2-155, Vol.4-2-192, Vol.4-2-193, Vol.4-2-228, </span>
<span id="t1n_5038" class="t s3_5038">Vol.4-2-391, Vol.4-2-405, Vol.4-2-406 </span>
<span id="t1o_5038" class="t s2_5038">IA32_VMX_VMCS_ENUM MSR</span><span id="t1p_5038" class="t s3_5038">, Vol.1-A-7, Vol.4-2-392 </span>
<span id="t1q_5038" class="t s2_5038">ICR </span>
<span id="t1r_5038" class="t s2_5038">Interrupt Command Register</span><span id="t1s_5038" class="t s3_5038">, Vol.3-11-38, Vol.3-11-41, Vol.3-11-47 </span>
<span id="t1t_5038" class="t s2_5038">ID (identification) flag </span>
<span id="t1u_5038" class="t s2_5038">EFLAGS register</span><span id="t1v_5038" class="t s3_5038">, Vol.3-2-11, Vol.1-23-6 </span>
<span id="t1w_5038" class="t s2_5038">ID (identification) flag, EFLAGS register</span><span id="t1x_5038" class="t s3_5038">, Vol.1-3-17 </span>
<span id="t1y_5038" class="t s2_5038">IDIV instruction</span><span id="t1z_5038" class="t s3_5038">, Vol.1-7-9, Vol.2-3-497, Vol.3-6-24, Vol.1-23-21 </span>
<span id="t20_5038" class="t s2_5038">IDT </span>
<span id="t21_5038" class="t s2_5038">64-bit mode</span><span id="t22_5038" class="t s3_5038">, Vol.3-6-19 </span>
<span id="t23_5038" class="t s2_5038">call interrupt &amp; exception-handlers from</span><span id="t24_5038" class="t s3_5038">, Vol.3-6-11 </span>
<span id="t25_5038" class="t s2_5038">change base &amp; limit in real-address mode</span><span id="t26_5038" class="t s3_5038">, Vol.3-21-5 </span>
<span id="t27_5038" class="t s2_5038">description of</span><span id="t28_5038" class="t s3_5038">, Vol.3-6-9 </span>
<span id="t29_5038" class="t s2_5038">handling NMIs during initialization</span><span id="t2a_5038" class="t s3_5038">, Vol.3-10-9 </span>
<span id="t2b_5038" class="t s2_5038">initializing protected-mode operation</span><span id="t2c_5038" class="t s3_5038">, Vol.3-10-10 </span>
<span id="t2d_5038" class="t s2_5038">initializing real-address mode operation</span><span id="t2e_5038" class="t s3_5038">, Vol.3-10-8 </span>
<span id="t2f_5038" class="t s2_5038">introduction to</span><span id="t2g_5038" class="t s3_5038">, Vol.3-2-5 </span>
<span id="t2h_5038" class="t s2_5038">limit</span><span id="t2i_5038" class="t s3_5038">, Vol.1-23-27 </span>
<span id="t2j_5038" class="t s2_5038">paging of</span><span id="t2k_5038" class="t s3_5038">, Vol.3-2-6 </span>
<span id="t2l_5038" class="t s2_5038">structure in real-address mode</span><span id="t2m_5038" class="t s3_5038">, Vol.3-21-5 </span>
<span id="t2n_5038" class="t s2_5038">task switching</span><span id="t2o_5038" class="t s3_5038">, Vol.3-8-10 </span>
<span id="t2p_5038" class="t s2_5038">task-gate descriptor</span><span id="t2q_5038" class="t s3_5038">, Vol.3-8-8 </span>
<span id="t2r_5038" class="t s2_5038">types of descriptors allowed</span><span id="t2s_5038" class="t s3_5038">, Vol.3-6-10 </span>
<span id="t2t_5038" class="t s2_5038">use in real-address mode</span><span id="t2u_5038" class="t s3_5038">, Vol.3-21-4 </span>
<span id="t2v_5038" class="t s2_5038">IDT (interrupt descriptor table)</span><span id="t2w_5038" class="t s3_5038">, Vol.2-3-517, Vol.2-3-599 </span>
<span id="t2x_5038" class="t s2_5038">IDTR register</span><span id="t2y_5038" class="t s3_5038">, Vol.1-3-4, Vol.1-3-6 </span>
<span id="t2z_5038" class="t s2_5038">description of</span><span id="t30_5038" class="t s3_5038">, Vol.3-2-12, Vol.3-6-9 </span>
<span id="t31_5038" class="t s2_5038">IA-32e mode</span><span id="t32_5038" class="t s3_5038">, Vol.3-2-12 </span>
<span id="t33_5038" class="t s2_5038">introduction to</span><span id="t34_5038" class="t s3_5038">, Vol.3-2-5 </span>
<span id="t35_5038" class="t s2_5038">limit</span><span id="t36_5038" class="t s3_5038">, Vol.3-5-5 </span>
<span id="t37_5038" class="t s2_5038">loading in real-address mode</span><span id="t38_5038" class="t s3_5038">, Vol.3-21-5 </span>
<span id="t39_5038" class="t s2_5038">storing</span><span id="t3a_5038" class="t s3_5038">, Vol.3-3-16 </span>
<span id="t3b_5038" class="t s2_5038">IDTR (interrupt descriptor table register)</span><span id="t3c_5038" class="t s3_5038">, Vol.2-3-599, Vol.2-4-643 </span>
<span id="t3d_5038" class="t s2_5038">IE (invalid operation exception) flag </span>
<span id="t3e_5038" class="t s2_5038">MXCSR register</span><span id="t3f_5038" class="t s3_5038">, Vol.1-11-14 </span>
<span id="t3g_5038" class="t s2_5038">x87 FPU status word</span><span id="t3h_5038" class="t s3_5038">, Vol.1-8-5, Vol.1-8-26, Vol.1-8-27, Vol.1-23-8 </span>
<span id="t3i_5038" class="t s2_5038">IEEE Standard 754</span><span id="t3j_5038" class="t s3_5038">, Vol.1-4-4, Vol.1-4-11, Vol.1-8-1 </span>
<span id="t3k_5038" class="t s2_5038">IEEE Standard 754 for Binary Floating-Point Arithmetic</span><span id="t3l_5038" class="t s3_5038">, Vol.1-23-9, </span>
<span id="t3m_5038" class="t s3_5038">Vol.1-23-10, Vol.1-23-12, Vol.1-23-13, Vol.1-23-14 </span>
<span id="t3n_5038" class="t s2_5038">IF (interrupt enable) flag </span>
<span id="t3o_5038" class="t s2_5038">EFLAGS register</span><span id="t3p_5038" class="t s3_5038">, Vol.1-3-17, Vol.1-6-13, Vol.1-19-4, Vol.1-A-1, </span>
<span id="t3q_5038" class="t s3_5038">Vol.3-2-10, Vol.3-2-11, Vol.3-6-7, Vol.3-6-10, Vol.3-6-17, </span>
<span id="t3r_5038" class="t s3_5038">Vol.3-21-4, Vol.3-21-19, Vol.4-32-11 </span>
<span id="t3s_5038" class="t s2_5038">IF (interrupt enable) flag, EFLAGS register</span><span id="t3t_5038" class="t s3_5038">, Vol.2-3-166, Vol.2-4-662 </span>
<span id="t3u_5038" class="t s2_5038">IM (invalid operation exception) mask bit </span>
<span id="t3v_5038" class="t s2_5038">MXCSR register</span><span id="t3w_5038" class="t s3_5038">, Vol.1-11-14 </span>
<span id="t3x_5038" class="t s2_5038">x87 FPU control word</span><span id="t3y_5038" class="t s3_5038">, Vol.1-8-7 </span>
<span id="t3z_5038" class="t s2_5038">Immediate operands</span><span id="t40_5038" class="t s3_5038">, Vol.1-3-20, Vol.2-2-3 </span>
<span id="t41_5038" class="t s2_5038">IMUL instruction</span><span id="t42_5038" class="t s3_5038">, Vol.1-7-9, Vol.2-3-500 </span>
<span id="t43_5038" class="t s2_5038">IN instruction</span><span id="t44_5038" class="t s3_5038">, Vol.1-5-9, Vol.1-7-20, Vol.1-19-3, Vol.2-3-504, </span>
<span id="t45_5038" class="t s3_5038">Vol.3-9-16, Vol.1-23-35, Vol.3-26-2 </span>
<span id="t46_5038" class="t s2_5038">INC instruction</span><span id="t47_5038" class="t s3_5038">, Vol.1-7-8, Vol.2-3-506, Vol.2-3-609, Vol.3-9-4 </span>
<span id="t48_5038" class="t s2_5038">Indefinite </span>
<span id="t49_5038" class="t s2_5038">description of</span><span id="t4a_5038" class="t s3_5038">, Vol.1-4-17, Vol.1-14-18 </span>
<span id="t4b_5038" class="t s2_5038">floating-point format</span><span id="t4c_5038" class="t s3_5038">, Vol.1-4-5, Vol.1-4-13 </span>
<span id="t4d_5038" class="t s2_5038">integer</span><span id="t4e_5038" class="t s3_5038">, Vol.1-4-4, Vol.1-8-14 </span>
<span id="t4f_5038" class="t s2_5038">packed BCD integer</span><span id="t4g_5038" class="t s3_5038">, Vol.1-4-11 </span>
<span id="t4h_5038" class="t s2_5038">QNaN floating-point</span><span id="t4i_5038" class="t s3_5038">, Vol.1-4-17 </span>
<span id="t4j_5038" class="t s2_5038">Index field, segment selector</span><span id="t4k_5038" class="t s3_5038">, Vol.3-3-7 </span>
<span id="t4l_5038" class="t s2_5038">Index (operand addressing)</span><span id="t4m_5038" class="t s3_5038">, Vol.1-3-22, Vol.1-3-23, Vol.1-3-24, </span>
<span id="t4n_5038" class="t s3_5038">Vol.2-2-3 </span>
<span id="t4o_5038" class="t s2_5038">Inexact result (precision) </span>
<span id="t4p_5038" class="t s2_5038">exception (#P), overview</span><span id="t4q_5038" class="t s3_5038">, Vol.1-4-22 </span>
<span id="t4r_5038" class="t s2_5038">exception (#P), SSE-SSE2 extensions</span><span id="t4s_5038" class="t s3_5038">, Vol.1-11-16 </span>
<span id="t4t_5038" class="t s2_5038">exception (#P), x87 FPU</span><span id="t4u_5038" class="t s3_5038">, Vol.1-8-30 </span>
<span id="t4v_5038" class="t s2_5038">on floating-point operations</span><span id="t4w_5038" class="t s3_5038">, Vol.1-4-18 </span>
<span id="t4x_5038" class="t s2_5038">Infinity control flag, x87 FPU control word</span><span id="t4y_5038" class="t s3_5038">, Vol.1-8-8 </span>
<span id="t4z_5038" class="t s2_5038">Infinity, floating-point format</span><span id="t50_5038" class="t s3_5038">, Vol.1-4-5, Vol.1-4-15 </span>
<span id="t51_5038" class="t s2_5038">INIT interrupt</span><span id="t52_5038" class="t s3_5038">, Vol.3-11-3 </span>
<span id="t53_5038" class="t s2_5038">INIT pin</span><span id="t54_5038" class="t s3_5038">, Vol.1-3-15 </span>
<span id="t55_5038" class="t s2_5038">Initial-count register, local APIC</span><span id="t56_5038" class="t s3_5038">, Vol.3-11-16 </span>
<span id="t57_5038" class="t s2_5038">Initialization </span>
<span id="t58_5038" class="t s2_5038">built-in self-test (BIST)</span><span id="t59_5038" class="t s3_5038">, Vol.3-10-1, Vol.3-10-5 </span>
<span id="t5a_5038" class="t s2_5038">CS register state following</span><span id="t5b_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t5c_5038" class="t s2_5038">EIP register state following</span><span id="t5d_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t5e_5038" class="t s2_5038">example</span><span id="t5f_5038" class="t s3_5038">, Vol.3-10-14 </span>
<span id="t5g_5038" class="t s2_5038">first instruction executed</span><span id="t5h_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t5i_5038" class="t s2_5038">hardware reset</span><span id="t5j_5038" class="t s3_5038">, Vol.3-10-1 </span>
<span id="t5k_5038" class="t s2_5038">IA-32e mode</span><span id="t5l_5038" class="t s3_5038">, Vol.3-10-11 </span>
<span id="t5m_5038" class="t s2_5038">IDT, protected mode</span><span id="t5n_5038" class="t s3_5038">, Vol.3-10-10 </span>
<span id="t5o_5038" class="t s2_5038">IDT, real-address mode</span><span id="t5p_5038" class="t s3_5038">, Vol.3-10-8 </span>
<span id="t5q_5038" class="t s2_5038">Intel486 SX processor and Intel 487 SX math coprocessor</span><span id="t5r_5038" class="t s3_5038">, </span>
<span id="t5s_5038" class="t s3_5038">Vol.1-23-16 </span>
<span id="t5t_5038" class="t s2_5038">location of software-initialization code</span><span id="t5u_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t5v_5038" class="t s2_5038">machine-check initialization</span><span id="t5w_5038" class="t s3_5038">, Vol.3-16-19 </span>
<span id="t5x_5038" class="t s2_5038">model and stepping information</span><span id="t5y_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t5z_5038" class="t s2_5038">multitasking environment</span><span id="t60_5038" class="t s3_5038">, Vol.3-10-10, Vol.3-10-11 </span>
<span id="t61_5038" class="t s2_5038">overview</span><span id="t62_5038" class="t s3_5038">, Vol.3-10-1 </span>
<span id="t63_5038" class="t s2_5038">paging</span><span id="t64_5038" class="t s3_5038">, Vol.3-10-10 </span>
<span id="t65_5038" class="t s2_5038">processor state after reset</span><span id="t66_5038" class="t s3_5038">, Vol.3-10-2 </span>
<span id="t67_5038" class="t s2_5038">protected mode</span><span id="t68_5038" class="t s3_5038">, Vol.3-10-9 </span>
<span id="t69_5038" class="t s2_5038">real-address mode</span><span id="t6a_5038" class="t s3_5038">, Vol.3-10-8 </span>
<span id="t6b_5038" class="t s2_5038">RESET# pin</span><span id="t6c_5038" class="t s3_5038">, Vol.3-10-1 </span>
<span id="t6d_5038" class="t s2_5038">setting up exception- and interrupt-handling facilities</span><span id="t6e_5038" class="t s3_5038">, Vol.3-10-10 </span>
<span id="t6f_5038" class="t s2_5038">x87 FPU</span><span id="t6g_5038" class="t s3_5038">, Vol.3-10-5 </span>
<span id="t6h_5038" class="t s2_5038">Initialization x87 FPU</span><span id="t6i_5038" class="t s3_5038">, Vol.2-3-395 </span>
<span id="t6j_5038" class="t s2_5038">initiating logical processor</span><span id="t6k_5038" class="t s3_5038">, Vol.1-6-4, Vol.1-6-5, Vol.1-6-10, Vol.1-6-21, </span>
<span id="t6l_5038" class="t s3_5038">Vol.1-6-22 </span>
<span id="t6m_5038" class="t s2_5038">INIT# pin</span><span id="t6n_5038" class="t s3_5038">, Vol.3-6-3, Vol.3-10-1 </span>
<span id="t6o_5038" class="t s2_5038">INIT# signal</span><span id="t6p_5038" class="t s3_5038">, Vol.3-2-26, Vol.3-24-4 </span>
<span id="t6q_5038" class="t s2_5038">Input/output (see I/O) </span>
<span id="t6r_5038" class="t s2_5038">INS instruction</span><span id="t6s_5038" class="t s3_5038">, Vol.1-5-9, Vol.1-7-20, Vol.1-19-3, Vol.2-3-510, </span>
<span id="t6t_5038" class="t s3_5038">Vol.2-4-555, Vol.3-18-10 </span>
<span id="t6u_5038" class="t s2_5038">INSB instruction</span><span id="t6v_5038" class="t s3_5038">, Vol.2-3-510 </span>
<span id="t6w_5038" class="t s2_5038">INSD instruction</span><span id="t6x_5038" class="t s3_5038">, Vol.2-3-510 </span>
<span id="t6y_5038" class="t s2_5038">INSERTPS- Insert Scalar Single-Precision Floating-Point Value</span><span id="t6z_5038" class="t s3_5038">, Vol.2-3-513 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
