Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 18 17:31:52 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: slowed/fast_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slowed/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.216        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.216        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 slowed/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.043ns (38.574%)  route 3.253ns (61.426%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    slowed/Clock
    SLICE_X4Y90          FDRE                                         r  slowed/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowed/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.430    slowed/counter_reg[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.010 r  slowed/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.010    slowed/counter_reg[0]_i_9_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  slowed/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.124    slowed/counter_reg[0]_i_10_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  slowed/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.238    slowed/counter_reg[0]_i_11_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  slowed/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.352    slowed/counter_reg[0]_i_13_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  slowed/counter_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.982     8.573    slowed/counter_reg[0]_i_12_n_5
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.302     8.875 r  slowed/counter[0]_i_5/O
                         net (fo=2, routed)           0.667     9.542    slowed/counter[0]_i_5_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.666 r  slowed/counter[0]_i_1/O
                         net (fo=27, routed)          0.955    10.621    slowed/clear
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[24]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 slowed/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.043ns (38.574%)  route 3.253ns (61.426%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    slowed/Clock
    SLICE_X4Y90          FDRE                                         r  slowed/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowed/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.430    slowed/counter_reg[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.010 r  slowed/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.010    slowed/counter_reg[0]_i_9_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  slowed/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.124    slowed/counter_reg[0]_i_10_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  slowed/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.238    slowed/counter_reg[0]_i_11_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  slowed/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.352    slowed/counter_reg[0]_i_13_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  slowed/counter_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.982     8.573    slowed/counter_reg[0]_i_12_n_5
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.302     8.875 r  slowed/counter[0]_i_5/O
                         net (fo=2, routed)           0.667     9.542    slowed/counter[0]_i_5_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.666 r  slowed/counter[0]_i_1/O
                         net (fo=27, routed)          0.955    10.621    slowed/clear
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[25]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 slowed/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.043ns (38.574%)  route 3.253ns (61.426%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    slowed/Clock
    SLICE_X4Y90          FDRE                                         r  slowed/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowed/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.430    slowed/counter_reg[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.010 r  slowed/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.010    slowed/counter_reg[0]_i_9_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  slowed/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.124    slowed/counter_reg[0]_i_10_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  slowed/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.238    slowed/counter_reg[0]_i_11_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  slowed/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.352    slowed/counter_reg[0]_i_13_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  slowed/counter_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.982     8.573    slowed/counter_reg[0]_i_12_n_5
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.302     8.875 r  slowed/counter[0]_i_5/O
                         net (fo=2, routed)           0.667     9.542    slowed/counter[0]_i_5_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.666 r  slowed/counter[0]_i_1/O
                         net (fo=27, routed)          0.955    10.621    slowed/clear
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[26]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.102ns (40.062%)  route 3.145ns (59.938%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          1.006    10.573    slowed/count[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[0]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    slowed/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.102ns (40.062%)  route 3.145ns (59.938%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          1.006    10.573    slowed/count[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[1]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    slowed/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.102ns (40.062%)  route 3.145ns (59.938%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          1.006    10.573    slowed/count[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    slowed/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.102ns (40.062%)  route 3.145ns (59.938%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          1.006    10.573    slowed/count[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.603    15.026    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[3]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    slowed/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.102ns (40.439%)  route 3.096ns (59.561%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          0.957    10.524    slowed/count[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.604    15.027    slowed/Clock
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.102ns (40.439%)  route 3.096ns (59.561%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          0.957    10.524    slowed/count[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.604    15.027    slowed/Clock
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 slowed/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.102ns (40.439%)  route 3.096ns (59.561%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    slowed/Clock
    SLICE_X0Y90          FDRE                                         r  slowed/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowed/count_reg[2]/Q
                         net (fo=2, routed)           0.465     6.247    slowed/count_reg[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  slowed/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    slowed/count_reg[0]_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  slowed/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.021    slowed/count_reg[0]_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  slowed/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.138    slowed/count_reg[0]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  slowed/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.255    slowed/count_reg[0]_i_13_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.474 f  slowed/count_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.857     8.331    slowed/count_reg[0]_i_12_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.295     8.626 r  slowed/count[0]_i_5/O
                         net (fo=2, routed)           0.816     9.443    slowed/count[0]_i_5_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.567 r  slowed/count[0]_i_1/O
                         net (fo=27, routed)          0.957    10.524    slowed/count[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.604    15.027    slowed/Clock
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    slowed/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowed/fast_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/fast_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.604     1.523    slowed/Clock
    SLICE_X3Y95          FDRE                                         r  slowed/fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  slowed/fast_reg/Q
                         net (fo=3, routed)           0.168     1.833    slowed/fast_reg_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  slowed/fast_i_1/O
                         net (fo=1, routed)           0.000     1.878    slowed/fast_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  slowed/fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.042    slowed/Clock
    SLICE_X3Y95          FDRE                                         r  slowed/fast_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     1.614    slowed/fast_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    slowed/Clock
    SLICE_X4Y92          FDRE                                         r  slowed/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  slowed/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.795    slowed/counter_reg[10]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  slowed/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    slowed/counter_reg[8]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  slowed/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    slowed/Clock
    SLICE_X4Y92          FDRE                                         r  slowed/counter_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    slowed/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X4Y93          FDRE                                         r  slowed/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.796    slowed/counter_reg[14]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  slowed/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    slowed/counter_reg[12]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  slowed/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    slowed/Clock
    SLICE_X4Y93          FDRE                                         r  slowed/counter_reg[14]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X4Y94          FDRE                                         r  slowed/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.796    slowed/counter_reg[18]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  slowed/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    slowed/counter_reg[16]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  slowed/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    slowed/Clock
    SLICE_X4Y94          FDRE                                         r  slowed/counter_reg[18]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X4Y95          FDRE                                         r  slowed/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.796    slowed/counter_reg[22]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  slowed/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    slowed/counter_reg[20]_i_1_n_5
    SLICE_X4Y95          FDRE                                         r  slowed/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    slowed/Clock
    SLICE_X4Y95          FDRE                                         r  slowed/counter_reg[22]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.796    slowed/counter_reg[26]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  slowed/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    slowed/counter_reg[24]_i_1_n_5
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.874     2.039    slowed/Clock
    SLICE_X4Y96          FDRE                                         r  slowed/counter_reg[26]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowed/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    slowed/Clock
    SLICE_X4Y91          FDRE                                         r  slowed/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  slowed/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.795    slowed/counter_reg[6]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  slowed/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    slowed/counter_reg[4]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  slowed/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    slowed/Clock
    SLICE_X4Y91          FDRE                                         r  slowed/counter_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    slowed/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 slowed/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.604     1.523    slowed/Clock
    SLICE_X0Y96          FDRE                                         r  slowed/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  slowed/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.798    slowed/count_reg[26]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  slowed/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    slowed/count_reg[24]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  slowed/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.042    slowed/Clock
    SLICE_X0Y96          FDRE                                         r  slowed/count_reg[26]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    slowed/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 slowed/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X0Y92          FDRE                                         r  slowed/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.797    slowed/count_reg[10]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  slowed/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    slowed/count_reg[8]_i_1_n_5
    SLICE_X0Y92          FDRE                                         r  slowed/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    slowed/Clock
    SLICE_X0Y92          FDRE                                         r  slowed/count_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 slowed/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    slowed/Clock
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  slowed/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.797    slowed/count_reg[6]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  slowed/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    slowed/count_reg[4]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    slowed/Clock
    SLICE_X0Y91          FDRE                                         r  slowed/count_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    slowed/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     slowed/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     slowed/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     slowed/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     slowed/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     slowed/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     slowed/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     slowed/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     slowed/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     slowed/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     slowed/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     slowed/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     slowed/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     slowed/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     slowed/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     slowed/count_reg[19]/C



