// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TilePRCIDomain(
  input         auto_intsink_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tile_reset_domain_tile_hartid_in,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_clock_xing_out_2_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_clock_xing_out_1_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_clock_xing_out_0_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_int_in_clock_xing_in_1_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_clock_xing_in_0_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_clock_xing_in_0_sync_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_master_clock_xing_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_master_clock_xing_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_master_clock_xing_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_tl_master_clock_xing_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_master_clock_xing_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_tl_master_clock_xing_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_master_clock_xing_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_master_clock_xing_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_master_clock_xing_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_master_clock_xing_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_master_clock_xing_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_tl_master_clock_xing_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_master_clock_xing_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tap_clock_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tap_clock_in_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        tile_reset_domain_auto_tile_wfi_out_0;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_e_bits_sink;
  wire        tile_reset_domain_auto_tile_buffer_out_e_valid;
  wire        tile_reset_domain_auto_tile_buffer_out_d_ready;
  wire [63:0] tile_reset_domain_auto_tile_buffer_out_c_bits_data;
  wire [31:0] tile_reset_domain_auto_tile_buffer_out_c_bits_address;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_c_bits_source;
  wire [3:0]  tile_reset_domain_auto_tile_buffer_out_c_bits_size;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_c_bits_param;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_c_bits_opcode;
  wire        tile_reset_domain_auto_tile_buffer_out_c_valid;
  wire        tile_reset_domain_auto_tile_buffer_out_b_ready;
  wire [63:0] tile_reset_domain_auto_tile_buffer_out_a_bits_data;
  wire [7:0]  tile_reset_domain_auto_tile_buffer_out_a_bits_mask;
  wire [31:0] tile_reset_domain_auto_tile_buffer_out_a_bits_address;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_a_bits_source;
  wire [3:0]  tile_reset_domain_auto_tile_buffer_out_a_bits_size;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_a_bits_param;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_a_bits_opcode;
  wire        tile_reset_domain_auto_tile_buffer_out_a_valid;
  wire [63:0] tile_reset_domain_auto_tile_broadcast_out_time;
  wire [33:0] tile_reset_domain_auto_tile_broadcast_out_insns_0_tval;
  wire [63:0] tile_reset_domain_auto_tile_broadcast_out_insns_0_cause;
  wire        tile_reset_domain_auto_tile_broadcast_out_insns_0_interrupt;
  wire        tile_reset_domain_auto_tile_broadcast_out_insns_0_exception;
  wire [2:0]  tile_reset_domain_auto_tile_broadcast_out_insns_0_priv;
  wire [31:0] tile_reset_domain_auto_tile_broadcast_out_insns_0_insn;
  wire [33:0] tile_reset_domain_auto_tile_broadcast_out_insns_0_iaddr;
  wire        tile_reset_domain_auto_tile_broadcast_out_insns_0_valid;
  wire        clockNode_auto_in_reset;
  wire        clockNode_auto_in_clock;
  wire        tile_reset_domain_auto_clock_in_reset;
  wire        tile_reset_domain_auto_clock_in_clock;
  wire        auto_intsink_in_sync_0_0 = auto_intsink_in_sync_0;
  wire        auto_tile_reset_domain_tile_hartid_in_0 =
    auto_tile_reset_domain_tile_hartid_in;
  wire        auto_int_in_clock_xing_in_1_sync_0_0 = auto_int_in_clock_xing_in_1_sync_0;
  wire        auto_int_in_clock_xing_in_0_sync_0_0 = auto_int_in_clock_xing_in_0_sync_0;
  wire        auto_int_in_clock_xing_in_0_sync_1_0 = auto_int_in_clock_xing_in_0_sync_1;
  wire        auto_tl_master_clock_xing_out_a_ready_0 =
    auto_tl_master_clock_xing_out_a_ready;
  wire        auto_tl_master_clock_xing_out_b_valid_0 =
    auto_tl_master_clock_xing_out_b_valid;
  wire [1:0]  auto_tl_master_clock_xing_out_b_bits_param_0 =
    auto_tl_master_clock_xing_out_b_bits_param;
  wire [1:0]  auto_tl_master_clock_xing_out_b_bits_source_0 =
    auto_tl_master_clock_xing_out_b_bits_source;
  wire [31:0] auto_tl_master_clock_xing_out_b_bits_address_0 =
    auto_tl_master_clock_xing_out_b_bits_address;
  wire        auto_tl_master_clock_xing_out_c_ready_0 =
    auto_tl_master_clock_xing_out_c_ready;
  wire        auto_tl_master_clock_xing_out_d_valid_0 =
    auto_tl_master_clock_xing_out_d_valid;
  wire [2:0]  auto_tl_master_clock_xing_out_d_bits_opcode_0 =
    auto_tl_master_clock_xing_out_d_bits_opcode;
  wire [1:0]  auto_tl_master_clock_xing_out_d_bits_param_0 =
    auto_tl_master_clock_xing_out_d_bits_param;
  wire [3:0]  auto_tl_master_clock_xing_out_d_bits_size_0 =
    auto_tl_master_clock_xing_out_d_bits_size;
  wire [1:0]  auto_tl_master_clock_xing_out_d_bits_source_0 =
    auto_tl_master_clock_xing_out_d_bits_source;
  wire [1:0]  auto_tl_master_clock_xing_out_d_bits_sink_0 =
    auto_tl_master_clock_xing_out_d_bits_sink;
  wire        auto_tl_master_clock_xing_out_d_bits_denied_0 =
    auto_tl_master_clock_xing_out_d_bits_denied;
  wire [63:0] auto_tl_master_clock_xing_out_d_bits_data_0 =
    auto_tl_master_clock_xing_out_d_bits_data;
  wire        auto_tl_master_clock_xing_out_d_bits_corrupt_0 =
    auto_tl_master_clock_xing_out_d_bits_corrupt;
  wire        auto_tl_master_clock_xing_out_e_ready_0 =
    auto_tl_master_clock_xing_out_e_ready;
  wire        auto_tap_clock_in_clock_0 = auto_tap_clock_in_clock;
  wire        auto_tap_clock_in_reset_0 = auto_tap_clock_in_reset;
  wire        auto_tile_reset_domain_tile_nmi_in_rnmi = 1'h0;
  wire        auto_tl_master_clock_xing_out_b_bits_corrupt = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_bufferable =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_modifiable =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_readalloc =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_writealloc =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_privileged =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_secure = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_user_amba_prot_fetch = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_a_bits_corrupt = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_bufferable =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_modifiable =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_readalloc =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_writealloc =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_privileged =
    1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_secure = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_user_amba_prot_fetch = 1'h0;
  wire        tile_reset_domain_auto_tile_buffer_out_c_bits_corrupt = 1'h0;
  wire        tile_reset_domain_auto_tile_cease_out_0 = 1'h0;
  wire        tile_reset_domain_auto_tile_halt_out_0 = 1'h0;
  wire        tile_reset_domain_auto_tile_trace_core_source_out_group_0_iretire = 1'h0;
  wire        tile_reset_domain_auto_tile_trace_core_source_out_group_0_ilastsize = 1'h0;
  wire        tile_reset_domain_auto_tile_nmi_in_rnmi = 1'h0;
  wire        clockNode_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:419:31
  wire        clockNode_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:421:31
  wire        tracecore_auto_in_group_0_iretire = 1'h0;
  wire        tracecore_auto_in_group_0_ilastsize = 1'h0;
  wire        tracecore_nodeIn_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tracecore_nodeIn_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlMasterClockXingOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tile_reset_domain_auto_tile_trace_core_source_out_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  tile_reset_domain_auto_tile_trace_core_source_out_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  tracecore_auto_in_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  tracecore_auto_in_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  tracecore_nodeIn_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  tracecore_nodeIn_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [63:0] auto_tl_master_clock_xing_out_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] tlMasterClockXingOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] tlMasterClockXingIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  auto_tl_master_clock_xing_out_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  tlMasterClockXingOut_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  tlMasterClockXingIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  auto_tl_master_clock_xing_out_b_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  tlMasterClockXingOut_b_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  tlMasterClockXingIn_b_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  auto_tl_master_clock_xing_out_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  tlMasterClockXingOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  tlMasterClockXingIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Buffer.scala:69:28
  wire [31:0] auto_tile_reset_domain_tile_reset_vector_in = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_reset_vector_in = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] auto_tile_reset_domain_tile_nmi_in_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] auto_tile_reset_domain_tile_nmi_in_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_trace_core_source_out_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_trace_core_source_out_tval = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_trace_core_source_out_cause = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_nmi_in_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tile_reset_domain_auto_tile_nmi_in_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_auto_in_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_auto_in_tval = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_auto_in_cause = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_nodeIn_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_nodeIn_tval = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] tracecore_nodeIn_cause = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/subsystem/HasTiles.scala:251:53
  wire        tile_reset_domain_auto_tile_hartid_in =
    auto_tile_reset_domain_tile_hartid_in_0;
  wire        intOutClockXingOut_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        intOutClockXingOut_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        intOutClockXingOut_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        intInClockXingIn_1_sync_0 = auto_int_in_clock_xing_in_1_sync_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intInClockXingIn_sync_0 = auto_int_in_clock_xing_in_0_sync_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intInClockXingIn_sync_1 = auto_int_in_clock_xing_in_0_sync_1_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlMasterClockXingOut_a_ready = auto_tl_master_clock_xing_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlMasterClockXingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlMasterClockXingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  tlMasterClockXingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlMasterClockXingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_b_valid = auto_tl_master_clock_xing_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_b_bits_param =
    auto_tl_master_clock_xing_out_b_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_b_bits_source =
    auto_tl_master_clock_xing_out_b_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlMasterClockXingOut_b_bits_address =
    auto_tl_master_clock_xing_out_b_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_ready = auto_tl_master_clock_xing_out_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlMasterClockXingOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlMasterClockXingOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlMasterClockXingOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_d_valid = auto_tl_master_clock_xing_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingOut_d_bits_opcode =
    auto_tl_master_clock_xing_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_d_bits_param =
    auto_tl_master_clock_xing_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlMasterClockXingOut_d_bits_size =
    auto_tl_master_clock_xing_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_d_bits_source =
    auto_tl_master_clock_xing_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_d_bits_sink =
    auto_tl_master_clock_xing_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_d_bits_denied =
    auto_tl_master_clock_xing_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlMasterClockXingOut_d_bits_data =
    auto_tl_master_clock_xing_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_d_bits_corrupt =
    auto_tl_master_clock_xing_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_e_ready = auto_tl_master_clock_xing_out_e_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tapClockNodeIn_clock = auto_tap_clock_in_clock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tapClockNodeIn_reset = auto_tap_clock_in_reset_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        trace_auto_in_insns_0_valid =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_valid;
  wire [33:0] trace_auto_in_insns_0_iaddr =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_iaddr;
  wire [31:0] trace_auto_in_insns_0_insn =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_insn;
  wire [2:0]  trace_auto_in_insns_0_priv =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_priv;
  wire        trace_auto_in_insns_0_exception =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_exception;
  wire        trace_auto_in_insns_0_interrupt =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_interrupt;
  wire [63:0] trace_auto_in_insns_0_cause =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_cause;
  wire [33:0] trace_auto_in_insns_0_tval =
    tile_reset_domain_auto_tile_broadcast_out_insns_0_tval;
  wire [63:0] trace_auto_in_time = tile_reset_domain_auto_tile_broadcast_out_time;
  wire        clockNode_auto_out_clock;
  wire        tile_reset_domain_clockNodeIn_clock = tile_reset_domain_auto_clock_in_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        clockNode_auto_out_reset;
  wire        tile_reset_domain_clockNodeIn_reset = tile_reset_domain_auto_clock_in_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tile_reset_domain_childClock = tile_reset_domain_clockNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:419:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tile_reset_domain_childReset = tile_reset_domain_clockNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:421:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tapClockNodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockNode_nodeIn_clock = clockNode_auto_in_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tapClockNodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockNode_nodeIn_reset = clockNode_auto_in_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign tile_reset_domain_auto_clock_in_clock = clockNode_auto_out_clock;
  wire        clockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign tile_reset_domain_auto_clock_in_reset = clockNode_auto_out_reset;
  assign clockNode_auto_out_clock = clockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockNode_auto_out_reset = clockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockNode_nodeOut_clock = clockNode_nodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockNode_nodeOut_reset = clockNode_nodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        trace_nodeIn_insns_0_valid = trace_auto_in_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [33:0] trace_nodeIn_insns_0_iaddr = trace_auto_in_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] trace_nodeIn_insns_0_insn = trace_auto_in_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  trace_nodeIn_insns_0_priv = trace_auto_in_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        trace_nodeIn_insns_0_exception = trace_auto_in_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        trace_nodeIn_insns_0_interrupt = trace_auto_in_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] trace_nodeIn_insns_0_cause = trace_auto_in_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [33:0] trace_nodeIn_insns_0_tval = trace_auto_in_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] trace_nodeIn_time = trace_auto_in_time;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign clockNode_auto_in_clock = tapClockNodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockNode_auto_in_reset = tapClockNodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        childClock = tapClockNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:419:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign tapClockNodeOut_clock = tapClockNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        childReset = tapClockNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:421:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign tapClockNodeOut_reset = tapClockNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_a_ready = tlMasterClockXingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_valid_0 = tlMasterClockXingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_master_clock_xing_out_a_bits_opcode_0 =
    tlMasterClockXingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_master_clock_xing_out_a_bits_param_0 =
    tlMasterClockXingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlMasterClockXingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_tl_master_clock_xing_out_a_bits_size_0 =
    tlMasterClockXingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_tl_master_clock_xing_out_a_bits_source_0 =
    tlMasterClockXingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlMasterClockXingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] auto_tl_master_clock_xing_out_a_bits_address_0 =
    tlMasterClockXingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch_0 =
    tlMasterClockXingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  tlMasterClockXingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  auto_tl_master_clock_xing_out_a_bits_mask_0 =
    tlMasterClockXingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlMasterClockXingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_tl_master_clock_xing_out_a_bits_data_0 =
    tlMasterClockXingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_a_bits_corrupt_0 =
    tlMasterClockXingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_b_ready_0 = tlMasterClockXingOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_b_valid = tlMasterClockXingOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlMasterClockXingIn_b_bits_param = tlMasterClockXingOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlMasterClockXingIn_b_bits_source = tlMasterClockXingOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlMasterClockXingIn_b_bits_address = tlMasterClockXingOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_c_ready = tlMasterClockXingOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_valid_0 = tlMasterClockXingOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_master_clock_xing_out_c_bits_opcode_0 =
    tlMasterClockXingOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlMasterClockXingIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_master_clock_xing_out_c_bits_param_0 =
    tlMasterClockXingOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlMasterClockXingIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_tl_master_clock_xing_out_c_bits_size_0 =
    tlMasterClockXingOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_tl_master_clock_xing_out_c_bits_source_0 =
    tlMasterClockXingOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlMasterClockXingIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] auto_tl_master_clock_xing_out_c_bits_address_0 =
    tlMasterClockXingOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch_0 =
    tlMasterClockXingOut_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlMasterClockXingIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_tl_master_clock_xing_out_c_bits_data_0 =
    tlMasterClockXingOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_c_bits_corrupt_0 =
    tlMasterClockXingOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_d_ready_0 = tlMasterClockXingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlMasterClockXingIn_d_valid = tlMasterClockXingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlMasterClockXingIn_d_bits_opcode = tlMasterClockXingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlMasterClockXingIn_d_bits_param = tlMasterClockXingOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlMasterClockXingIn_d_bits_size = tlMasterClockXingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlMasterClockXingIn_d_bits_source = tlMasterClockXingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlMasterClockXingIn_d_bits_sink = tlMasterClockXingOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_d_bits_denied = tlMasterClockXingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] tlMasterClockXingIn_d_bits_data = tlMasterClockXingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_d_bits_corrupt = tlMasterClockXingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_e_ready = tlMasterClockXingOut_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlMasterClockXingIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_master_clock_xing_out_e_valid_0 = tlMasterClockXingOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  tlMasterClockXingIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_tl_master_clock_xing_out_e_bits_sink_0 =
    tlMasterClockXingOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign tlMasterClockXingOut_a_valid = tlMasterClockXingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_opcode = tlMasterClockXingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_param = tlMasterClockXingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_size = tlMasterClockXingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_source = tlMasterClockXingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_address = tlMasterClockXingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_bufferable =
    tlMasterClockXingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_modifiable =
    tlMasterClockXingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_readalloc =
    tlMasterClockXingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_writealloc =
    tlMasterClockXingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_privileged =
    tlMasterClockXingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_secure =
    tlMasterClockXingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_user_amba_prot_fetch =
    tlMasterClockXingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_mask = tlMasterClockXingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_data = tlMasterClockXingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_a_bits_corrupt = tlMasterClockXingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_b_ready = tlMasterClockXingIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_valid = tlMasterClockXingIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_opcode = tlMasterClockXingIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_param = tlMasterClockXingIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_size = tlMasterClockXingIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_source = tlMasterClockXingIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_address = tlMasterClockXingIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_bufferable =
    tlMasterClockXingIn_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_modifiable =
    tlMasterClockXingIn_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_readalloc =
    tlMasterClockXingIn_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_writealloc =
    tlMasterClockXingIn_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_privileged =
    tlMasterClockXingIn_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_secure =
    tlMasterClockXingIn_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_user_amba_prot_fetch =
    tlMasterClockXingIn_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_data = tlMasterClockXingIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_c_bits_corrupt = tlMasterClockXingIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_d_ready = tlMasterClockXingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_e_valid = tlMasterClockXingIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlMasterClockXingOut_e_bits_sink = tlMasterClockXingIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intInClockXingOut_sync_0 = intInClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intInClockXingOut_sync_1 = intInClockXingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intInClockXingOut_1_sync_0 = intInClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intOutClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_int_out_clock_xing_out_0_sync_0_0 = intOutClockXingOut_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign intOutClockXingOut_sync_0 = intOutClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intOutClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_int_out_clock_xing_out_1_sync_0_0 = intOutClockXingOut_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign intOutClockXingOut_1_sync_0 = intOutClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        intOutClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_int_out_clock_xing_out_2_sync_0_0 = intOutClockXingOut_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tile_reset_domain_auto_tile_buffer_out_a_ready;
  wire        tile_reset_domain_auto_tile_buffer_out_b_valid;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_b_bits_opcode;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_b_bits_param;
  wire [3:0]  tile_reset_domain_auto_tile_buffer_out_b_bits_size;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_b_bits_source;
  wire [31:0] tile_reset_domain_auto_tile_buffer_out_b_bits_address;
  wire [7:0]  tile_reset_domain_auto_tile_buffer_out_b_bits_mask;
  wire [63:0] tile_reset_domain_auto_tile_buffer_out_b_bits_data;
  wire        tile_reset_domain_auto_tile_buffer_out_b_bits_corrupt;
  wire        tile_reset_domain_auto_tile_buffer_out_c_ready;
  wire        tile_reset_domain_auto_tile_buffer_out_d_valid;
  wire [2:0]  tile_reset_domain_auto_tile_buffer_out_d_bits_opcode;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_d_bits_param;
  wire [3:0]  tile_reset_domain_auto_tile_buffer_out_d_bits_size;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_d_bits_source;
  wire [1:0]  tile_reset_domain_auto_tile_buffer_out_d_bits_sink;
  wire        tile_reset_domain_auto_tile_buffer_out_d_bits_denied;
  wire [63:0] tile_reset_domain_auto_tile_buffer_out_d_bits_data;
  wire        tile_reset_domain_auto_tile_buffer_out_d_bits_corrupt;
  wire        tile_reset_domain_auto_tile_buffer_out_e_ready;
  wire        tile_reset_domain_auto_tile_int_local_in_2_0;
  wire        tile_reset_domain_auto_tile_int_local_in_1_0;
  wire        tile_reset_domain_auto_tile_int_local_in_1_1;
  wire        tile_reset_domain_auto_tile_int_local_in_0_0;
  assign intOutClockXingOut_2_sync_0 = intOutClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  RocketTile tile_reset_domain_tile (	// src/main/scala/subsystem/HasTiles.scala:251:53
    .clock                                (tile_reset_domain_childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                                (tile_reset_domain_childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_buffer_out_a_ready
      (tile_reset_domain_auto_tile_buffer_out_a_ready),
    .auto_buffer_out_a_valid
      (tile_reset_domain_auto_tile_buffer_out_a_valid),
    .auto_buffer_out_a_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_a_bits_opcode),
    .auto_buffer_out_a_bits_param
      (tile_reset_domain_auto_tile_buffer_out_a_bits_param),
    .auto_buffer_out_a_bits_size
      (tile_reset_domain_auto_tile_buffer_out_a_bits_size),
    .auto_buffer_out_a_bits_source
      (tile_reset_domain_auto_tile_buffer_out_a_bits_source),
    .auto_buffer_out_a_bits_address
      (tile_reset_domain_auto_tile_buffer_out_a_bits_address),
    .auto_buffer_out_a_bits_mask
      (tile_reset_domain_auto_tile_buffer_out_a_bits_mask),
    .auto_buffer_out_a_bits_data
      (tile_reset_domain_auto_tile_buffer_out_a_bits_data),
    .auto_buffer_out_b_ready
      (tile_reset_domain_auto_tile_buffer_out_b_ready),
    .auto_buffer_out_b_valid
      (tile_reset_domain_auto_tile_buffer_out_b_valid),
    .auto_buffer_out_b_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_b_bits_opcode),
    .auto_buffer_out_b_bits_param
      (tile_reset_domain_auto_tile_buffer_out_b_bits_param),
    .auto_buffer_out_b_bits_size
      (tile_reset_domain_auto_tile_buffer_out_b_bits_size),
    .auto_buffer_out_b_bits_source
      (tile_reset_domain_auto_tile_buffer_out_b_bits_source),
    .auto_buffer_out_b_bits_address
      (tile_reset_domain_auto_tile_buffer_out_b_bits_address),
    .auto_buffer_out_b_bits_mask
      (tile_reset_domain_auto_tile_buffer_out_b_bits_mask),
    .auto_buffer_out_b_bits_data
      (tile_reset_domain_auto_tile_buffer_out_b_bits_data),
    .auto_buffer_out_b_bits_corrupt
      (tile_reset_domain_auto_tile_buffer_out_b_bits_corrupt),
    .auto_buffer_out_c_ready
      (tile_reset_domain_auto_tile_buffer_out_c_ready),
    .auto_buffer_out_c_valid
      (tile_reset_domain_auto_tile_buffer_out_c_valid),
    .auto_buffer_out_c_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_c_bits_opcode),
    .auto_buffer_out_c_bits_param
      (tile_reset_domain_auto_tile_buffer_out_c_bits_param),
    .auto_buffer_out_c_bits_size
      (tile_reset_domain_auto_tile_buffer_out_c_bits_size),
    .auto_buffer_out_c_bits_source
      (tile_reset_domain_auto_tile_buffer_out_c_bits_source),
    .auto_buffer_out_c_bits_address
      (tile_reset_domain_auto_tile_buffer_out_c_bits_address),
    .auto_buffer_out_c_bits_data
      (tile_reset_domain_auto_tile_buffer_out_c_bits_data),
    .auto_buffer_out_d_ready
      (tile_reset_domain_auto_tile_buffer_out_d_ready),
    .auto_buffer_out_d_valid
      (tile_reset_domain_auto_tile_buffer_out_d_valid),
    .auto_buffer_out_d_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_d_bits_opcode),
    .auto_buffer_out_d_bits_param
      (tile_reset_domain_auto_tile_buffer_out_d_bits_param),
    .auto_buffer_out_d_bits_size
      (tile_reset_domain_auto_tile_buffer_out_d_bits_size),
    .auto_buffer_out_d_bits_source
      (tile_reset_domain_auto_tile_buffer_out_d_bits_source),
    .auto_buffer_out_d_bits_sink
      (tile_reset_domain_auto_tile_buffer_out_d_bits_sink),
    .auto_buffer_out_d_bits_denied
      (tile_reset_domain_auto_tile_buffer_out_d_bits_denied),
    .auto_buffer_out_d_bits_data
      (tile_reset_domain_auto_tile_buffer_out_d_bits_data),
    .auto_buffer_out_d_bits_corrupt
      (tile_reset_domain_auto_tile_buffer_out_d_bits_corrupt),
    .auto_buffer_out_e_ready
      (tile_reset_domain_auto_tile_buffer_out_e_ready),
    .auto_buffer_out_e_valid
      (tile_reset_domain_auto_tile_buffer_out_e_valid),
    .auto_buffer_out_e_bits_sink
      (tile_reset_domain_auto_tile_buffer_out_e_bits_sink),
    .auto_broadcast_out_insns_0_valid
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_valid),
    .auto_broadcast_out_insns_0_iaddr
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_iaddr),
    .auto_broadcast_out_insns_0_insn
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_insn),
    .auto_broadcast_out_insns_0_priv
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_priv),
    .auto_broadcast_out_insns_0_exception
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_exception),
    .auto_broadcast_out_insns_0_interrupt
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_interrupt),
    .auto_broadcast_out_insns_0_cause
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_cause),
    .auto_broadcast_out_insns_0_tval
      (tile_reset_domain_auto_tile_broadcast_out_insns_0_tval),
    .auto_broadcast_out_time
      (tile_reset_domain_auto_tile_broadcast_out_time),
    .auto_wfi_out_0                       (tile_reset_domain_auto_tile_wfi_out_0),
    .auto_int_local_in_2_0                (tile_reset_domain_auto_tile_int_local_in_2_0),
    .auto_int_local_in_1_0                (tile_reset_domain_auto_tile_int_local_in_1_0),
    .auto_int_local_in_1_1                (tile_reset_domain_auto_tile_int_local_in_1_1),
    .auto_int_local_in_0_0                (tile_reset_domain_auto_tile_int_local_in_0_0),
    .auto_hartid_in                       (tile_reset_domain_auto_tile_hartid_in)
  );	// src/main/scala/subsystem/HasTiles.scala:251:53
  TLBuffer_10 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                                     (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                                     (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready
      (tile_reset_domain_auto_tile_buffer_out_a_ready),
    .auto_in_a_valid
      (tile_reset_domain_auto_tile_buffer_out_a_valid),
    .auto_in_a_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_a_bits_opcode),
    .auto_in_a_bits_param
      (tile_reset_domain_auto_tile_buffer_out_a_bits_param),
    .auto_in_a_bits_size
      (tile_reset_domain_auto_tile_buffer_out_a_bits_size),
    .auto_in_a_bits_source
      (tile_reset_domain_auto_tile_buffer_out_a_bits_source),
    .auto_in_a_bits_address
      (tile_reset_domain_auto_tile_buffer_out_a_bits_address),
    .auto_in_a_bits_mask
      (tile_reset_domain_auto_tile_buffer_out_a_bits_mask),
    .auto_in_a_bits_data
      (tile_reset_domain_auto_tile_buffer_out_a_bits_data),
    .auto_in_b_ready
      (tile_reset_domain_auto_tile_buffer_out_b_ready),
    .auto_in_b_valid
      (tile_reset_domain_auto_tile_buffer_out_b_valid),
    .auto_in_b_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_b_bits_opcode),
    .auto_in_b_bits_param
      (tile_reset_domain_auto_tile_buffer_out_b_bits_param),
    .auto_in_b_bits_size
      (tile_reset_domain_auto_tile_buffer_out_b_bits_size),
    .auto_in_b_bits_source
      (tile_reset_domain_auto_tile_buffer_out_b_bits_source),
    .auto_in_b_bits_address
      (tile_reset_domain_auto_tile_buffer_out_b_bits_address),
    .auto_in_b_bits_mask
      (tile_reset_domain_auto_tile_buffer_out_b_bits_mask),
    .auto_in_b_bits_data
      (tile_reset_domain_auto_tile_buffer_out_b_bits_data),
    .auto_in_b_bits_corrupt
      (tile_reset_domain_auto_tile_buffer_out_b_bits_corrupt),
    .auto_in_c_ready
      (tile_reset_domain_auto_tile_buffer_out_c_ready),
    .auto_in_c_valid
      (tile_reset_domain_auto_tile_buffer_out_c_valid),
    .auto_in_c_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_c_bits_opcode),
    .auto_in_c_bits_param
      (tile_reset_domain_auto_tile_buffer_out_c_bits_param),
    .auto_in_c_bits_size
      (tile_reset_domain_auto_tile_buffer_out_c_bits_size),
    .auto_in_c_bits_source
      (tile_reset_domain_auto_tile_buffer_out_c_bits_source),
    .auto_in_c_bits_address
      (tile_reset_domain_auto_tile_buffer_out_c_bits_address),
    .auto_in_c_bits_data
      (tile_reset_domain_auto_tile_buffer_out_c_bits_data),
    .auto_in_d_ready
      (tile_reset_domain_auto_tile_buffer_out_d_ready),
    .auto_in_d_valid
      (tile_reset_domain_auto_tile_buffer_out_d_valid),
    .auto_in_d_bits_opcode
      (tile_reset_domain_auto_tile_buffer_out_d_bits_opcode),
    .auto_in_d_bits_param
      (tile_reset_domain_auto_tile_buffer_out_d_bits_param),
    .auto_in_d_bits_size
      (tile_reset_domain_auto_tile_buffer_out_d_bits_size),
    .auto_in_d_bits_source
      (tile_reset_domain_auto_tile_buffer_out_d_bits_source),
    .auto_in_d_bits_sink
      (tile_reset_domain_auto_tile_buffer_out_d_bits_sink),
    .auto_in_d_bits_denied
      (tile_reset_domain_auto_tile_buffer_out_d_bits_denied),
    .auto_in_d_bits_data
      (tile_reset_domain_auto_tile_buffer_out_d_bits_data),
    .auto_in_d_bits_corrupt
      (tile_reset_domain_auto_tile_buffer_out_d_bits_corrupt),
    .auto_in_e_ready
      (tile_reset_domain_auto_tile_buffer_out_e_ready),
    .auto_in_e_valid
      (tile_reset_domain_auto_tile_buffer_out_e_valid),
    .auto_in_e_bits_sink
      (tile_reset_domain_auto_tile_buffer_out_e_bits_sink),
    .auto_out_a_ready                          (tlMasterClockXingIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_a_valid                          (tlMasterClockXingIn_a_valid),
    .auto_out_a_bits_opcode                    (tlMasterClockXingIn_a_bits_opcode),
    .auto_out_a_bits_param                     (tlMasterClockXingIn_a_bits_param),
    .auto_out_a_bits_size                      (tlMasterClockXingIn_a_bits_size),
    .auto_out_a_bits_source                    (tlMasterClockXingIn_a_bits_source),
    .auto_out_a_bits_address                   (tlMasterClockXingIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (tlMasterClockXingIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (tlMasterClockXingIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (tlMasterClockXingIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (tlMasterClockXingIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (tlMasterClockXingIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (tlMasterClockXingIn_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (tlMasterClockXingIn_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (tlMasterClockXingIn_a_bits_mask),
    .auto_out_a_bits_data                      (tlMasterClockXingIn_a_bits_data),
    .auto_out_a_bits_corrupt                   (tlMasterClockXingIn_a_bits_corrupt),
    .auto_out_b_ready                          (tlMasterClockXingIn_b_ready),
    .auto_out_b_valid                          (tlMasterClockXingIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_param                     (tlMasterClockXingIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_source                    (tlMasterClockXingIn_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_address                   (tlMasterClockXingIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_c_ready                          (tlMasterClockXingIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_c_valid                          (tlMasterClockXingIn_c_valid),
    .auto_out_c_bits_opcode                    (tlMasterClockXingIn_c_bits_opcode),
    .auto_out_c_bits_param                     (tlMasterClockXingIn_c_bits_param),
    .auto_out_c_bits_size                      (tlMasterClockXingIn_c_bits_size),
    .auto_out_c_bits_source                    (tlMasterClockXingIn_c_bits_source),
    .auto_out_c_bits_address                   (tlMasterClockXingIn_c_bits_address),
    .auto_out_c_bits_user_amba_prot_bufferable
      (tlMasterClockXingIn_c_bits_user_amba_prot_bufferable),
    .auto_out_c_bits_user_amba_prot_modifiable
      (tlMasterClockXingIn_c_bits_user_amba_prot_modifiable),
    .auto_out_c_bits_user_amba_prot_readalloc
      (tlMasterClockXingIn_c_bits_user_amba_prot_readalloc),
    .auto_out_c_bits_user_amba_prot_writealloc
      (tlMasterClockXingIn_c_bits_user_amba_prot_writealloc),
    .auto_out_c_bits_user_amba_prot_privileged
      (tlMasterClockXingIn_c_bits_user_amba_prot_privileged),
    .auto_out_c_bits_user_amba_prot_secure
      (tlMasterClockXingIn_c_bits_user_amba_prot_secure),
    .auto_out_c_bits_user_amba_prot_fetch
      (tlMasterClockXingIn_c_bits_user_amba_prot_fetch),
    .auto_out_c_bits_data                      (tlMasterClockXingIn_c_bits_data),
    .auto_out_c_bits_corrupt                   (tlMasterClockXingIn_c_bits_corrupt),
    .auto_out_d_ready                          (tlMasterClockXingIn_d_ready),
    .auto_out_d_valid                          (tlMasterClockXingIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (tlMasterClockXingIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                     (tlMasterClockXingIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (tlMasterClockXingIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                    (tlMasterClockXingIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                      (tlMasterClockXingIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (tlMasterClockXingIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (tlMasterClockXingIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (tlMasterClockXingIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_e_ready                          (tlMasterClockXingIn_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_e_valid                          (tlMasterClockXingIn_e_valid),
    .auto_out_e_bits_sink                      (tlMasterClockXingIn_e_bits_sink)
  );	// src/main/scala/tilelink/Buffer.scala:69:28
  IntSyncAsyncCrossingSink_1 intsink (	// src/main/scala/interrupts/Crossing.scala:78:29
    .clock          (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .auto_in_sync_0 (auto_intsink_in_sync_0_0),
    .auto_out_0     (tile_reset_domain_auto_tile_int_local_in_0_0)
  );	// src/main/scala/interrupts/Crossing.scala:78:29
  IntSyncSyncCrossingSink intsink_1 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intInClockXingOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_1 (intInClockXingOut_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (tile_reset_domain_auto_tile_int_local_in_1_0),
    .auto_out_1     (tile_reset_domain_auto_tile_int_local_in_1_1)
  );	// src/main/scala/interrupts/Crossing.scala:99:29
  IntSyncSyncCrossingSink_1 intsink_2 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intInClockXingOut_1_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (tile_reset_domain_auto_tile_int_local_in_2_0)
  );	// src/main/scala/interrupts/Crossing.scala:99:29
  IntSyncCrossingSource_1 intsource_1 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset           (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (intOutClockXingIn_sync_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_1 intsource_2 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset           (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_0       (tile_reset_domain_auto_tile_wfi_out_0),
    .auto_out_sync_0 (intOutClockXingIn_1_sync_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_1 intsource_3 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset           (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_0       (1'h0),
    .auto_out_sync_0 (intOutClockXingIn_2_sync_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  assign auto_int_out_clock_xing_out_2_sync_0 = auto_int_out_clock_xing_out_2_sync_0_0;
  assign auto_int_out_clock_xing_out_1_sync_0 = auto_int_out_clock_xing_out_1_sync_0_0;
  assign auto_int_out_clock_xing_out_0_sync_0 = auto_int_out_clock_xing_out_0_sync_0_0;
  assign auto_tl_master_clock_xing_out_a_valid = auto_tl_master_clock_xing_out_a_valid_0;
  assign auto_tl_master_clock_xing_out_a_bits_opcode =
    auto_tl_master_clock_xing_out_a_bits_opcode_0;
  assign auto_tl_master_clock_xing_out_a_bits_param =
    auto_tl_master_clock_xing_out_a_bits_param_0;
  assign auto_tl_master_clock_xing_out_a_bits_size =
    auto_tl_master_clock_xing_out_a_bits_size_0;
  assign auto_tl_master_clock_xing_out_a_bits_source =
    auto_tl_master_clock_xing_out_a_bits_source_0;
  assign auto_tl_master_clock_xing_out_a_bits_address =
    auto_tl_master_clock_xing_out_a_bits_address_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure_0;
  assign auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch =
    auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch_0;
  assign auto_tl_master_clock_xing_out_a_bits_mask =
    auto_tl_master_clock_xing_out_a_bits_mask_0;
  assign auto_tl_master_clock_xing_out_a_bits_data =
    auto_tl_master_clock_xing_out_a_bits_data_0;
  assign auto_tl_master_clock_xing_out_a_bits_corrupt =
    auto_tl_master_clock_xing_out_a_bits_corrupt_0;
  assign auto_tl_master_clock_xing_out_b_ready = auto_tl_master_clock_xing_out_b_ready_0;
  assign auto_tl_master_clock_xing_out_c_valid = auto_tl_master_clock_xing_out_c_valid_0;
  assign auto_tl_master_clock_xing_out_c_bits_opcode =
    auto_tl_master_clock_xing_out_c_bits_opcode_0;
  assign auto_tl_master_clock_xing_out_c_bits_param =
    auto_tl_master_clock_xing_out_c_bits_param_0;
  assign auto_tl_master_clock_xing_out_c_bits_size =
    auto_tl_master_clock_xing_out_c_bits_size_0;
  assign auto_tl_master_clock_xing_out_c_bits_source =
    auto_tl_master_clock_xing_out_c_bits_source_0;
  assign auto_tl_master_clock_xing_out_c_bits_address =
    auto_tl_master_clock_xing_out_c_bits_address_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure_0;
  assign auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch =
    auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch_0;
  assign auto_tl_master_clock_xing_out_c_bits_data =
    auto_tl_master_clock_xing_out_c_bits_data_0;
  assign auto_tl_master_clock_xing_out_c_bits_corrupt =
    auto_tl_master_clock_xing_out_c_bits_corrupt_0;
  assign auto_tl_master_clock_xing_out_d_ready = auto_tl_master_clock_xing_out_d_ready_0;
  assign auto_tl_master_clock_xing_out_e_valid = auto_tl_master_clock_xing_out_e_valid_0;
  assign auto_tl_master_clock_xing_out_e_bits_sink =
    auto_tl_master_clock_xing_out_e_bits_sink_0;
endmodule

