From 537a5473c3d583fd31354227a513062d75bb37b3 Mon Sep 17 00:00:00 2001
From: Tanmay Jagdale <tanmayj@broadcom.com>
Date: Thu, 11 Sep 2014 13:40:04 +0530
Subject: legacy: added legacy target in Makefile

- A legacy target is added in the Makefile to support building
  of the legacy dts files.
- Also modified the structure of the Makefile
- Created a new uboot directory for the dts files used by uboot.
[Based on SDK 3.2]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
Signed-off-by: Nam Ninh <nam.ninh@windriver.com>

diff --git a/arch/mips/boot/dts/xlp2xx-ep-tiny.dts b/arch/mips/boot/dts/xlp2xx-ep-tiny.dts
deleted file mode 100644
index f3b818c..0000000
--- a/arch/mips/boot/dts/xlp2xx-ep-tiny.dts
+++ /dev/null
@@ -1,163 +0,0 @@
-/*
- * XLP2XX Device Tree Source
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP2XX";
-	compatible = "NETL,XLP2XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-		nae@node-0 {
-			model = "MIPS,XLP2XX NAE CFG";
-			compatible = "NETL,XLP2XX_A0";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			frequency = <250>;
-
-			/include/ "ucore.dtsi"
-
-			// VFBID MAP: Upto 127 entries
-			// (each entry is a pair of (vfbid , dest-vc)
-			// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-			vfbid-config {
-				vfbid-map = <
-					0    0    1   1   2   2   3   3
-					>;
-			};
-
-			// Packet Ordering Engine (POE)
-			poe {
-				mode = "bypass";
-
-				// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-				// Format : 512-bit-vector is specified as 16 32-bit words
-				// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-				// Each word has the MSB select higer vc number and LSB select lower vc num
-				distribution_vectors {
-					dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-					dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-				};
-			};
-
-			complex@0 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-
-				sgmii {
-					loopback = <0 0 0 0>;
-
-					// Max ingress fifo size 256 units (size of one unit is 64 byte)
-					iface-fifo-size = <13 13 13 13>;
-
-					ext-phy-addr = <0 1 2 3>;
-					ext-phy-bus = <0 0 0 0>;
-
-					// Max parser sequence fifo size 1024 packets
-					// (if 1588 Timestamp is not required, then max size increases to 2048)
-					num-channels = <1 1 1 1>;
-					parser-sequence-fifo-size = <30 30 30 30>;
-
-					// Since rx_buffer is per context, we can have a few different ways
-					//  to populate the operand
-					rx-buffer-size = <128 128 128 128>;
-
-
-					// Max available descriptors are 1024 (across all complexes).
-					// Per port num_free_descriptors must be even number
-					num-free-descs = <52 52 52 52>;
-					free-desc-size = <2048 2048 2048 2048>;
-					ucore-mask = <0xff 0xff 0xff 0xff>;
-				};
-			};
-
-			complex@1 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-				sgmii {
-					loopback = <0 0 0 0>;
-
-					// Max ingress fifo size 256 units (size of one unit is 64 byte)
-					iface-fifo-size = <13 13 13 13>;
-					ext-phy-addr = <8 11 10 9>;
-					ext-phy-bus = <0 0 0 0>;
-
-					// Max parser sequence fifo size 1024 packets
-					// (if 1588 Timestamp is not required, then max size increases to 2048)
-					num-channels = <1 1 1 1>;
-					parser-sequence-fifo-size = <30 30 30 30>;
-
-					// Since rx_buffer is per context, we can have a few different ways
-					//  to populate the operand
-					rx-buffer-size = <128 128 128 128>;
-
-
-					// Max available descriptors are 1024 (across all complexes).
-					// Per port num_free_descriptors must be even number
-					num-free-descs = <52 52 52 52>;
-					free-desc-size = <2048 2048 2048 2048>;
-					ucore-mask = <0xff 0xff 0xff 0xff>;
-				};
-			};
-		};
-	};
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <333>;	/* sub-multiple of 667 */
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp2xx-tiny.dts b/arch/mips/boot/dts/xlp2xx-tiny.dts
deleted file mode 100644
index 33714c3..0000000
--- a/arch/mips/boot/dts/xlp2xx-tiny.dts
+++ /dev/null
@@ -1,190 +0,0 @@
-/*
- * XLP2XX Device Tree Source
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP2XX";
-	compatible = "NETL,XLP2XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-		nae@node-0 {
-			model = "MIPS,XLP2XX NAE CFG";
-			compatible = "NETL,XLP2XX_A0";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			frequency = <250>;
-
-			/include/ "ucore.dtsi"
-
-			// VFBID MAP: Upto 127 entries
-			// (each entry is a pair of (vfbid , dest-vc)
-			// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-			vfbid-config {
-				vfbid-map = <
-				     0    0    1   1   2   2   3   3
-				>;
-			};
-
-			// Packet Ordering Engine (POE)
-			poe {
-
-				mode = "bypass";
-
-				// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-				// Format : 512-bit-vector is specified as 16 32-bit words
-				// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-				// Each word has the MSB select higer vc number and LSB select lower vc num
-				distribution_vectors {
-					     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-					     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-					     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-				};
-			};
-
-			/* if xaui functionality on complex@0 is required,
-			   then enable xaui and update mode = xaui/sgmii parameter, as appropriate */
-			complex@0 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-				cpld = "yes";
-				/*
-				xaui {
-					loopback = <0>;
-
-					// Max ingress fifo size 256 units (size of one unit is 64 byte)
-					iface-fifo-size = <55>;
-
-					// Max parser sequence fifo size 1024 packets
-					// (if 1588 Timestamp is not required, then max size increases to 2048)
-					parser-sequence-fifo-size = <225>;
-
-					// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-					num-channels = <1>;
-					rx-buffer-size = <944>;
-
-					// Max available descriptors are 1024  (across all complexes).
-					// Per port num_free_descriptors must be even number
-					num-free-descs = <150>;
-					free-desc-size = <2048>;
-					higig-mode = <0>;
-					xgmii-speed = <10>;
-					// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-					ucore-mask = <0xffff>;
-					vlan-pri-en = <0x0>;
-					// To enable change it to  <1>
-					msec-port-enable  = <0>;
-				};
-				*/
-				sgmii {
-					loopback = <0 0 0 0>;
-					mgmt-port = <0 0 0 0>;
-					// Max ingress fifo size 256 units (size of one unit is 64 byte)
-					iface-fifo-size = <13 13 13 13>;
-
-					ext-phy-addr = <0 1 2 3>;
-					ext-phy-bus = <0 0 0 0>;
-
-					// Max parser sequence fifo size 1024 packets
-					// (if 1588 Timestamp is not required, then max size increases to 2048)
-					num-channels = <1 1 1 1>;
-					parser-sequence-fifo-size = <30 30 30 30>;
-
-					rx-buffer-size = <128 128 128 128>;
-
-					// Max available descriptors are 1024 (across all complexes).
-					// Per port num_free_descriptors must be even number
-					num-free-descs = <52 52 52 52>;
-					free-desc-size = <2048 2048 2048 2048>;
-					ucore-mask = <0xff 0xff 0xff 0xff>;
-				};
-			};
-			complex@1 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-				sgmii {
-					loopback = <0 0 0 0>;
-
-					// Max ingress fifo size 256 units (size of one unit is 64 byte)
-					iface-fifo-size = <13 13 13 13>;
-					ext-phy-addr = <4 5 6 7>;
-					ext-phy-bus = <0 0 0 0>;
-
-					// Max parser sequence fifo size 1024 packets
-					// (if 1588 Timestamp is not required, then max size increases to 2048)
-					num-channels = <1 1 1 1>;
-					parser-sequence-fifo-size = <30 30 30 30>;
-
-					// Since rx_buffer is per context, we can have a few different ways
-					//  to populate the operand
-					rx-buffer-size = <128 128 128 128>;
-
-
-					// Max available descriptors are 1024 (across all complexes).
-					// Per port num_free_descriptors must be even number
-					num-free-descs = <52 52 52 52>;
-					free-desc-size = <2048 2048 2048 2048>;
-					ucore-mask = <0xff 0xff 0xff 0xff>;
-				};
-			};
-		};
-	};
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <333>;  /* sub-multiple of 667 */
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp2xx-xmc-tiny.dts b/arch/mips/boot/dts/xlp2xx-xmc-tiny.dts
deleted file mode 100644
index 90ae49d..0000000
--- a/arch/mips/boot/dts/xlp2xx-xmc-tiny.dts
+++ /dev/null
@@ -1,162 +0,0 @@
-/* XLP2XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP2XX";
-	compatible = "NETL,XLP2XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-	    nae@node-0 {
-        	model = "MIPS,XLP2XX NAE CFG";
-	        compatible = "NETL,XLP2XX_A0";
-        	#address-cells = <1>;
-	        #size-cells = <1>;
-        	frequency = <250>;
-
-	        /include/ "ucore.dtsi"
-
-	        // VFBID MAP: Upto 127 entries
-        	// (each entry is a pair of (vfbid , dest-vc)
-	        // Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-        	vfbid-config {
-                	vfbid-map = <
-	                     0    0    1   1   2   2   3   3
-        	        >;
-	        };
-
-        	// Packet Ordering Engine (POE)
-	        poe {
-
-        	        mode = "bypass";
-
-                	// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-	                // Format : 512-bit-vector is specified as 16 32-bit words
-        	        // Left most word has the vc range 511-479 right most word has vc range 31 - 0
-                	// Each word has the MSB select higer vc number and LSB select lower vc num
-	                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-        	        };
-	        };
-
-		/* if xaui functionality on complex@0 is required,
-		   then enable xaui and update mode = xaui/sgmii parameter, as appropriate */
-		complex@0 {
-			device_type = "nae-complex";
-			mode = "sgmii";
-			cpld = "no";
-			/*
-			xaui {
-				loopback = <0>;
-
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <55>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				parser-sequence-fifo-size = <225>;
-
-				// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-				num-channels = <1>;
-				rx-buffer-size = <944>;
-
-				// Max available descriptors are 1024  (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <150>;
-				free-desc-size = <2048>;
-				higig-mode = <0>;
-				xgmii-speed = <10>;
-				// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-				ucore-mask = <0xffff>;
-				vlan-pri-en = <0x0>;
-				// To enable change it to  <1>
-				msec-port-enable  = <0>;
-			};
-			*/
-			sgmii {
-				loopback = <0 0 0 0>;
-				mgmt-port = <0 0 0 0>;
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <13 13 13 13>;
-
-				ext-phy-addr = <1 0xff 0xff 0xff>;
-				ext-phy-bus = <0 0 0 0>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				num-channels = <1 1 1 1>;
-				parser-sequence-fifo-size = <30 30 30 30>;
-
-				rx-buffer-size = <128 128 128 128>;
-
-				// Max available descriptors are 1024 (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <52 52 52 52>;
-				free-desc-size = <2048 2048 2048 2048>;
-				ucore-mask = <0xff 0xff 0xff 0xff>;
-			};
-		};
-	};
-   };	
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <250>;  /* sub-multiple of 667 */
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp3xx-tiny.dts b/arch/mips/boot/dts/xlp3xx-tiny.dts
deleted file mode 100644
index 6cecc15..0000000
--- a/arch/mips/boot/dts/xlp3xx-tiny.dts
+++ /dev/null
@@ -1,190 +0,0 @@
-/* XLP3XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP3XX";
-	compatible = "NETL,XLP3XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-	    nae@node-0 {
-		model = "MIPS,XLP3XX NAE CFG";
-		compatible = "NETL,XLP3XX_A0";
-        	#address-cells = <1>;
-	        #size-cells = <1>;
-        	frequency = <250>;
-
-	        /include/ "ucore.dtsi"
-
-	        // VFBID MAP: Upto 127 entries
-        	// (each entry is a pair of (vfbid , dest-vc)
-	        // Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-        	vfbid-config {
-                	vfbid-map = <
-	                     0    0    1   1   2   2   3   3
-        	        >;
-	        };
-
-        	// Packet Ordering Engine (POE)
-	        poe {
-
-        	        mode = "bypass";
-
-                	// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-	                // Format : 512-bit-vector is specified as 16 32-bit words
-        	        // Left most word has the vc range 511-479 right most word has vc range 31 - 0
-                	// Each word has the MSB select higer vc number and LSB select lower vc num
-	                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-        	        };
-	        };
-
-		/* if xaui functionality on complex@0 is required,
-		   then enable xaui and update mode = xaui/sgmii parameter, as appropriate */
-		complex@0 {
-			device_type = "nae-complex";
-			mode = "sgmii";
-			cpld = "yes";
-			/*
-			xaui {
-				loopback = <0>;
-
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <55>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				parser-sequence-fifo-size = <225>;
-
-				// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-				num-channels = <1>;
-				rx-buffer-size = <944>;
-
-				// Max available descriptors are 1024  (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <150>;
-				free-desc-size = <2048>;
-				higig-mode = <0>;
-				xgmii-speed = <10>;
-				// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-				ucore-mask = <0xffff>;
-				vlan-pri-en = <0x0>;
-				// To enable change it to  <1>
-				msec-port-enable  = <0>;
-			};
-			*/
-			sgmii {
-				loopback = <0 0 0 0>;
-				mgmt-port = <0 0 0 0>;
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <13 13 13 13>;
-
-				ext-phy-addr = <0 1 2 3>;
-				ext-phy-bus = <0 0 0 0>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				num-channels = <1 1 1 1>;
-				parser-sequence-fifo-size = <30 30 30 30>;
-
-				rx-buffer-size = <128 128 128 128>;
-
-				// Max available descriptors are 1024 (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <52 52 52 52>;
-				free-desc-size = <2048 2048 2048 2048>;
-				ucore-mask = <0xff 0xff 0xff 0xff>;
-			};
-		};
-	        complex@1 {
-        	        device_type = "nae-complex";
-                	mode = "sgmii";
-        	        sgmii {
-                	        loopback = <0 0 0 0>;
-
-                        	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                        iface-fifo-size = <13 13 13 13>;
-        	                ext-phy-addr = <4 5 6 7>;
-                	        ext-phy-bus = <0 0 0 0>;
-
-                        	// Max parser sequence fifo size 1024 packets
-	                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-        	                num-channels = <1 1 1 1>;
-                	        parser-sequence-fifo-size = <30 30 30 30>;
-
-                        	// Since rx_buffer is per context, we can have a few different ways
-	                        //  to populate the operand
-        	                rx-buffer-size = <128 128 128 128>;
-
-
-                	        // Max available descriptors are 1024 (across all complexes).
-                        	// Per port num_free_descriptors must be even number
-	                        num-free-descs = <52 52 52 52>;
-        	                free-desc-size = <2048 2048 2048 2048>;
-                	        ucore-mask = <0xff 0xff 0xff 0xff>;
-	                };
-        	};
-	   };
-	};
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <250>;
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp3xx-xmc-tiny.dts b/arch/mips/boot/dts/xlp3xx-xmc-tiny.dts
deleted file mode 100644
index c2a5866..0000000
--- a/arch/mips/boot/dts/xlp3xx-xmc-tiny.dts
+++ /dev/null
@@ -1,162 +0,0 @@
-/* XLP3XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP3XX";
-	compatible = "NETL,XLP3XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-	    nae@node-0 {
-		model = "MIPS,XLP3XX NAE CFG";
-		compatible = "NETL,XLP3XX_A0";
-        	#address-cells = <1>;
-	        #size-cells = <1>;
-        	frequency = <250>;
-
-	        /include/ "ucore.dtsi"
-
-	        // VFBID MAP: Upto 127 entries
-        	// (each entry is a pair of (vfbid , dest-vc)
-	        // Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-        	vfbid-config {
-                	vfbid-map = <
-	                     0    0    1   1   2   2   3   3
-        	        >;
-	        };
-
-        	// Packet Ordering Engine (POE)
-	        poe {
-
-        	        mode = "bypass";
-
-                	// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-	                // Format : 512-bit-vector is specified as 16 32-bit words
-        	        // Left most word has the vc range 511-479 right most word has vc range 31 - 0
-                	// Each word has the MSB select higer vc number and LSB select lower vc num
-	                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-        	        };
-	        };
-
-		/* if xaui functionality on complex@0 is required,
-		   then enable xaui and update mode = xaui/sgmii parameter, as appropriate */
-		complex@0 {
-			device_type = "nae-complex";
-			mode = "sgmii";
-			cpld = "no";
-			/*
-			xaui {
-				loopback = <0>;
-
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <55>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				parser-sequence-fifo-size = <225>;
-
-				// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-				num-channels = <1>;
-				rx-buffer-size = <944>;
-
-				// Max available descriptors are 1024  (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <150>;
-				free-desc-size = <2048>;
-				higig-mode = <0>;
-				xgmii-speed = <10>;
-				// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-				ucore-mask = <0xffff>;
-				vlan-pri-en = <0x0>;
-				// To enable change it to  <1>
-				msec-port-enable  = <0>;
-			};
-			*/
-			sgmii {
-				loopback = <0 0 0 0>;
-				mgmt-port = <0 0 0 0>;
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <13 13 13 13>;
-
-				ext-phy-addr = <1 0xff 0xff 0xff>;
-				ext-phy-bus = <0 0 0 0>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				num-channels = <1 1 1 1>;
-				parser-sequence-fifo-size = <30 30 30 30>;
-
-				rx-buffer-size = <128 128 128 128>;
-
-				// Max available descriptors are 1024 (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <52 52 52 52>;
-				free-desc-size = <2048 2048 2048 2048>;
-				ucore-mask = <0xff 0xff 0xff 0xff>;
-			};
-		};
-	   };
-	};
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <250>;
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp4xx-tiny.dts b/arch/mips/boot/dts/xlp4xx-tiny.dts
deleted file mode 100644
index 75a3eeb..0000000
--- a/arch/mips/boot/dts/xlp4xx-tiny.dts
+++ /dev/null
@@ -1,136 +0,0 @@
-/* XLP8XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP8XX";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-            nae@node-0 {
-                model = "MIPS,XLP8XX NAE CFG";
-                compatible = "NETL,XLP8XX_A0";
-                #address-cells = <1>;
-                #size-cells = <1>;
-                frequency = <250>;
-
-                /include/ "ucore.dtsi"
-
-                // VFBID MAP: Upto 127 entries
-                // (each entry is a pair of (vfbid , dest-vc)
-                // Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-                vfbid-config {
-                        vfbid-map = <
-                             0    0    1   1   2   2   3   3
-                        >;
-                };
-
-                // Packet Ordering Engine (POE)
-                poe {
-
-                        mode = "bypass";
-
-                        // Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-                        // Format : 512-bit-vector is specified as 16 32-bit words
-                        // Left most word has the vc range 511-479 right most word has vc range 31 - 0
-                        // Each word has the MSB select higer vc number and LSB select lower vc num
-                        distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-                complex@4 {
-                        device_type = "nae-complex";
-                        mode = "sgmii";
-
-                        sgmii {
-                                loopback = <0 0>;
-
-                                mgmt-port = <1 0>;
-
-                                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                                iface-fifo-size = <13 13>;
-
-                                ext-phy-addr = <16 17>;
-                                ext-phy-bus = <0 0>;
-
-                                // Max parser sequence fifo size 1024 packets
-                                // (if 1588 Timestamp is not required, then max size increases to 2048)
-                                num-channels = <1 1>;
-                                parser-sequence-fifo-size = <62 62>;
-
-                                // Since rx_buffer is per context, we can have a few different ways
-                                //  to populate the operand
-                                rx-buffer-size = <128 128>;
-
-
-                                // Max available descriptors are 1024 (across all complexes).
-                                // Per port num_free_descriptors must be even number
-                                num-free-descs = <52 52>;
-                                free-desc-size = <2048 2048>;
-                                ucore-mask = <0xffff 0xffff>;
-                    };
-                };
-            };
-	};
-	frequency-config {
-		nae = <500>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <250>;
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp5xx-tiny.dts b/arch/mips/boot/dts/xlp5xx-tiny.dts
deleted file mode 100644
index cafc810..0000000
--- a/arch/mips/boot/dts/xlp5xx-tiny.dts
+++ /dev/null
@@ -1,155 +0,0 @@
-/* XLP5XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "netlogic,XLP-GVP";
-	compatible = "netlogic,xlp";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-				sae = <0x1>;
-				rsa = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-soc-fmn-ver1.dtsi"
-
-		net@node-0 {
-			compatible = "XLP5XX";
-			version = <1>;
-
-			ale-0 {
-				enable = <0>;
-				cpu-threshold = <32>;
-				nae-threshold = <80>;
-				data-base {
-
-				};
-			};
-
-			nae-0 {
-				frequency = <667>;
-				ale-bypass = <1>;         /* 0 = enable ALE, 1 = bypass ALE */
-
-				/include/ "ucore.dtsi"
-
-				vfbid-config {
-					vfbid-map = <
-						0    0    1   1   2   2   3   3
-						>;
-				};
-				complex@0 {
-					mode = "xgmac"; 
-					cpld = "yes";
-					xgmac {                          /* valid when mode = xaui, rxaui or xfi */
-
-						loopback = <0>;             /* loopback = 0 or 1 */
-						num-channels = <1>;         /* num-channels = 1 to 8 */
-						num-free-descs = <150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;    /* descriptor size */
-						higig-mode = <0>;           /* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;         /* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;        /* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params*/
-						submode  = <2>;             /* 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell */
-						scrambler  = <0>;           /* scrambler disable = 0, enable = 1 */
-
-					};
-				};
-
-				complex@1 {
-					mode = "xgmac"; 
-					cpld = "yes";
-				      	xgmac {                          /* valid when mode = xaui, rxaui or xfi */
-
-						loopback = <0>;             /* loopback = 0 or 1 */
-						num-channels = <1>;         /* num-channels = 1 to 8 */
-						num-free-descs = <150>;     /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;    /* descriptor size */
-						higig-mode = <0>;           /* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;         /* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;        /* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params*/
-						submode  = <2>;             /* 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell */
-						scrambler  = <0>;           /* scrambler disable = 0, enable = 1 */
-
-					};
-				};
-                                       complex@2 {
-                                        mode = "sgmii";
-                                        sgmii {
-                                                loopback = <0>;                   /* loopback = 0 or 1 */
-                                                mgmt-port = <1>;                  /* num-channels = 1 to 8 */
-                                                ext-phy-addr = <16>;               /* phy address for each port */
-                                                ext-phy-bus = <0>;                /* phy bus numbers */
-                                                num-channels = <1>;               /* num-channels = 1 to 8 */
-                                                num-free-descs = <52>;            /* Number of free descriptors, per port, if free in lifo is not in shared mode*/
-                                                free-desc-size = <2048>;          /* descriptor size */
-                                                };
-                                        };
-
-			};	
-
-
-			poe-0{
-				distribution-enable = <0>;
-				dist-drop-enable = <0>;                     /* 16 bit mask */
-				class-map-mode = <0>;                       /* 0:All NAE, 1:Class 7-4 reserved for CPU, 2:Class 7-5 reserved for CPU, 3:Class 7-6 reserved for CPU,
-										4:Class 7 reserved for CPU */
-				class-drop-enable = <0>;                    /* 8 bit mask */
-				drop-timer = <0>;                           /* Drop timer */
-				dest-threshold = <0xa>;                     
-				dist-threshold = <0xa 0xa 0xa 0xa>;         /* Dist threshold group 0..3 */
-				statistics-enable = <0>;                    
-
-				poe-spill-address = <0 0>;  /*  <0xec00000>  */ 
-				poe-spill-length =  <0>;  /*  <0x1000000>  */
-
-				din-spill-address = <0 0>;
-				/*TODO: Need to verify*/
-				din-spill-size = <0x0>;
-
-				distribution {
-					default-thread-sel = <0>;    /* Valid values: Thread Select 0..3 */
-				};
-			};
-		};
-	};
-};
-
diff --git a/arch/mips/boot/dts/xlp8xx-tiny.dts b/arch/mips/boot/dts/xlp8xx-tiny.dts
deleted file mode 100644
index 97c067d..0000000
--- a/arch/mips/boot/dts/xlp8xx-tiny.dts
+++ /dev/null
@@ -1,197 +0,0 @@
-/* XLP8XX Device Tree Source
- *
- */
-
-/dts-v1/;
-/ {
-	model = "MIPS,XLP8XX";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-			uart {
-				id = <0>;
-			};
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-			pic {
-			};
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-				sae = <0x1>;
-				rsa = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-fmn.dtsi"
-
-            nae@node-0 {
-                model = "MIPS,XLP8XX NAE CFG";
-                compatible = "NETL,XLP8XX_A0";
-                #address-cells = <1>;
-                #size-cells = <1>;
-                frequency = <250>;
-
-                /include/ "ucore.dtsi"
-
-                // VFBID MAP: Upto 127 entries
-                // (each entry is a pair of (vfbid , dest-vc)
-                // Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-                vfbid-config {
-                        vfbid-map = <
-                             0    0    1   1   2   2   3   3
-                        >;
-                };
-
-                // Packet Ordering Engine (POE)
-                poe {
-
-                        mode = "bypass";
-
-                        // Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-                        // Format : 512-bit-vector is specified as 16 32-bit words
-                        // Left most word has the vc range 511-479 right most word has vc range 31 - 0
-                        // Each word has the MSB select higer vc number and LSB select lower vc num
-                        distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-		/* if xaui/sgmii functionality on complex@0 is required,
-		   then enable complex@0 and update mode = xaui/sgmii parameter, as appropriate */
-		/*
-		complex@0 {
-			device_type = "nae-complex";
-			mode = "sgmii";
-			cpld = "yes";
-			xaui {
-				loopback = <0>;
-
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <55>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				parser-sequence-fifo-size = <225>;
-
-				// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-				num-channels = <1>;
-				rx-buffer-size = <944>;
-
-				// Max available descriptors are 1024  (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <150>;
-				free-desc-size = <2048>;
-				higig-mode = <0>;
-				xgmii-speed = <10>;
-				// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-				ucore-mask = <0xffff>;
-				vlan-pri-en = <0x0>;
-				// To enable change it to  <1>
-				msec-port-enable  = <0>;
-			};
-			sgmii {
-				loopback = <0 0 0 0>;
-				mgmt-port = <0 0 0 0>;
-				// Max ingress fifo size 256 units (size of one unit is 64 byte)
-				iface-fifo-size = <13 13 13 13>;
-
-				ext-phy-addr = <0 1 2 3>;
-				ext-phy-bus = <1 1 1 1>;
-
-				// Max parser sequence fifo size 1024 packets
-				// (if 1588 Timestamp is not required, then max size increases to 2048)
-				num-channels = <1 1 1 1>;
-				parser-sequence-fifo-size = <62 62 62 62>;
-
-				rx-buffer-size = <128 128 128 128>;
-
-				// Max available descriptors are 1024 (across all complexes).
-				// Per port num_free_descriptors must be even number
-				num-free-descs = <52 52 52 52>;
-				free-desc-size = <2048 2048 2048 2048>;
-				ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				// To enable change it to  <0xf> . 0xf = 1111, enable 4 ports in one complex
-				msec-port-enable  = <0x0>;
-			};
-		};
-		*/
-                complex@4 {
-                        device_type = "nae-complex";
-                        mode = "sgmii";
-
-                        sgmii {
-                                loopback = <0 0>;
-
-                                mgmt-port = <1 0>;
-
-                                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                                iface-fifo-size = <13 13>;
-
-                                ext-phy-addr = <16 17>;
-                                ext-phy-bus = <0 0>;
-
-                                // Max parser sequence fifo size 1024 packets
-                                // (if 1588 Timestamp is not required, then max size increases to 2048)
-                                num-channels = <1 1>;
-                                parser-sequence-fifo-size = <62 62>;
-
-                                // Since rx_buffer is per context, we can have a few different ways
-                                //  to populate the operand
-                                rx-buffer-size = <128 128>;
-
-
-                                // Max available descriptors are 1024 (across all complexes).
-                                // Per port num_free_descriptors must be even number
-                                num-free-descs = <52 52>;
-                                free-desc-size = <2048 2048>;
-                                ucore-mask = <0xffff 0xffff>;
-                    };
-                };
-            };
-	};
-	frequency-config {
-		nae = <250>;
-		sae = <500>;
-		rsa = <500>;
-		dtre = <250>;
-		cde = <250>;
-	};
-};
diff --git a/arch/mips/boot/dts/xlp9xx-tiny.dts b/arch/mips/boot/dts/xlp9xx-tiny.dts
deleted file mode 100644
index c891a5d..0000000
--- a/arch/mips/boot/dts/xlp9xx-tiny.dts
+++ /dev/null
@@ -1,269 +0,0 @@
-/*
- * XLP9XX Device Tree Source
- */
-
-/dts-v1/;
-/ {
-	model = "netlogic,XLP-GVP";
-	compatible = "netlogic,xlp";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
-
-		dom@0 {
-			device_type = "domain";
-			heap-size = <0x0 0x4000000>;
-			shared-mem = <0x0 0x80000000 0x0 0x20000000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-
-			cpu {
-				onlinemask = <0xf>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <3>;
-			};
-
-			uart {
-				id = <0>;
-			};
-
-			memory {
-				reg = <0x00100000 0x0FF00000	// 255M at 1M
-					   0x20000000 0x20000000>;  // 512M at 512M
-			};
-
-			pic {
-			};
-
-			owner-config {
-				nae = <0x1>;
-				fmn = <0x1>;
-				sae = <0x1>;
-				rsa = <0x1>;
-			};
-		};
-	};
-
-	chosen {
-		bootargs = " console=ttyS0,115200 ";
-	};
-
-	soc {
-
-		/include/ "generic-soc-fmn-ver1.dtsi"
-
-		net@node-0 {
-			compatible = "XLP9XX";
-			version = <1>;
-
-			ale-0 {
-				enable = <0>;
-				cpu-threshold = <32>;
-				nae-threshold = <80>;
-				data-base {
-
-				};
-			};
-
-			nae-0 {
-				frequency = <667>;
-				ale-bypass = <1>;	 /* 0 = enable ALE, 1 = bypass ALE */
-
-				/include/ "ucore.dtsi"
-
-				vfbid-config {
-					vfbid-map = <
-						0    0    1   1   2   2   3   3
-						>;
-				};
-
-				complex@0 {
-					mode = "xgmac";
-					cpld = "yes";
-
-					xgmac {		  /* valid when mode = xaui, rxaui or xfi */
-
-						loopback = <0>;		/* loopback = 0 or 1 */
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <150>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode */
-						free-desc-size = <2048>; /* descriptor size */
-						higig-mode = <0>;	/* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;	/* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;	/* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params*/
-						submode  = <2>;		/* 0:xaui 1:rxaui.xaui 2:rxaui.broadcom
-									   3:rxaui.marvell */
-						scrambler  = <0>;	/* scrambler disable = 0, enable = 1 */
-					};
-				};
-
-				complex@1 {
-					mode = "xgmac";
-					cpld = "yes";
-					xgmac {		/* valid when mode = xaui, rxaui or xfi */
-
-						loopback = <0>;		/* loopback = 0 or 1 */
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <150>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;	/* descriptor size */
-						higig-mode = <0>;	/* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;	/* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;	/* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params*/
-						submode  = <2>;		/* 0:xaui 1:rxaui.xaui 2:rxaui.broadcom
-									 * 3:rxaui.marvell */
-						scrambler  = <0>;	/* scrambler disable = 0, enable = 1 */
-					};
-				};
-
-
-				complex@2 {
-					mode = "sgmii";
-					sgmii {
-						loopback = <0>;		/* loopback = 0 or 1 */
-						mgmt-port = <1>;	/* num-channels = 1 to 8 */
-						ext-phy-addr = <0>;	/* phy address for each port */
-						ext-phy-bus = <0>;	/* phy bus numbers */
-						ext-phy-sbl = <0>;
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <52>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;	/* descriptor size */
-					};
-				};
-			};
-
-			poe-0 {
-				distribution-enable = <0>;
-				dist-drop-enable = <0>;		/* 16 bit mask */
-				class-map-mode = <0>;		/* 0:All NAE, 1:Class 7-4 reserved for CPU,
-								 * 2:Class 7-5 reserved for CPU,
-								 * 3:Class 7-6 reserved for CPU,
-								 * 4:Class 7 reserved for CPU */
-				class-drop-enable = <0>;	/* 8 bit mask */
-				drop-timer = <0>;		/* Drop timer */
-				dest-threshold = <0xa>;
-				dist-threshold = <0xa 0xa 0xa 0xa>;	/* Dist threshold group 0..3 */
-				statistics-enable = <0>;
-
-				poe-spill-address = <0 0>;	/*  <0xec00000>  */
-				poe-spill-length =  <0>;	/*  <0x1000000>  */
-
-				din-spill-address = <0 0>;
-				/*TODO: Need to verify*/
-				din-spill-size = <0x0>;
-
-				distribution {
-					default-thread-sel = <0>;	/* Valid values: Thread Select 0..3 */
-				};
-			};
-
-			nae-1 {
-				frequency = <667>;
-				ale-bypass = <1>;	 /* 0 = enable ALE, 1 = bypass ALE */
-
-				/include/ "ucore.dtsi"
-
-				vfbid-config {
-					vfbid-map = <
-					     0    0    1   1   2   2   3   3
-					>;
-				};
-
-
-				complex@0 {
-					mode = "xgmac";
-					cpld = "yes";
-					xgmac {		/* valid when mode = xaui, rxaui or xfi */
-						loopback = <0>;		/* loopback = 0 or 1 */
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <150>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;	/* descriptor size */
-						higig-mode = <0>;	/* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;	/* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;	/* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params*/
-						submode  = <2>;		/* 0:xaui 1:rxaui.xaui 2:rxaui.broadcom
-									 * 3:rxaui.marvell */
-						scrambler  = <0>;	/* scrambler disable = 0, enable = 1 */
-					};
-				};
-
-				complex@1 {
-					mode = "xgmac";
-					cpld = "yes";
-					xgmac {		/* valid when mode = xaui, rxaui or xfi */
-						loopback = <0>;		/* loopback = 0 or 1 */
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <150>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;	/* descriptor size */
-						higig-mode = <0>;	/* 0=NO_HIGIG, 1=HIGIG, 2=HIGIG2 */
-						xgmii-speed = <10>;	/* 10=10G , 12=12G, 16=16G */
-						vlan-pri-en = <0x0>;	/* VLAN priority enable = 0 or 1 */
-
-						/* rxaui specific params
-						 * 0:xaui
-						 * 1:rxaui.xaui
-						 * 2:rxaui.broadcom
-						 * 3:rxaui.marvell
-						 */
-						submode  = <2>;
-						scrambler  = <0>;	/* scrambler disable = 0, enable = 1 */
-					};
-				};
-
-				complex@2 {
-					mode = "sgmii"; /* sgmii only */
-					sgmii {
-						loopback = <0>;		/* loopback = 0 or 1 */
-						mgmt-port = <1>;	/* num-channels = 1 to 8 */
-						ext-phy-addr = <16>;	/* phy address for each port */
-						ext-phy-bus = <0>;	/* phy bus numbers */
-						ext-phy-sbl = <1>;	/* connected to external MDIO of nae-0 called
-									 * as sibling of nae-1 */
-						num-channels = <1>;	/* num-channels = 1 to 8 */
-						num-free-descs = <52>;	/* Number of free descriptors, per port,
-									 * if free in lifo is not in shared mode*/
-						free-desc-size = <2048>;	/* descriptor size */
-					};
-				};
-			};
-
-			poe-1 {
-				distribution-enable = <0>;
-				dist-drop-enable = <0>;		/* 16 bit mask */
-				class-map-mode = <0>;		/* 0:All NAE,
-								 * 1:Class 7-4 reserved for CPU
-								 * 2:Class 7-5 reserved for CPU
-								 * 3:Class 7-6 reserved for CPU
-								 * 4:Class 7 reserved for CPU
-								 */
-				class-drop-enable = <0>;	/* 8 bit mask */
-				drop-timer = <0>;		/* Drop timer */
-				dest-threshold = <0xa>;
-				dist-threshold = <0xa 0xa 0xa 0xa>;	/* Dist threshold group 0..3 */
-				statistics-enable = <0>;
-
-				poe-spill-address = <0 0>;	/*  <0xec00000>  */
-				poe-spill-length =  <0>;	/*  <0x1000000>  */
-
-				din-spill-address = <0 0>;
-				/*TODO: Need to verify*/
-				din-spill-size = <0x0>;
-
-				distribution {
-					default-thread-sel = <0>;    /* Valid values: Thread Select 0..3 */
-				};
-			};
-		};
-	};
-};
-- 
1.7.1

