INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ram_32x16_single_modified'...
WARNING:sim - A core named 'ram_32x16_single_modified' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'ram_32x16_single_modified'...
Delivering associated files for 'ram_32x16_single_modified'...
Delivering EJava files for 'ram_32x16_single_modified'...
Generating implementation netlist for 'ram_32x16_single_modified'...
INFO:sim - Pre-processing HDL files for 'ram_32x16_single_modified'...
Running synthesis for 'ram_32x16_single_modified'
Running ngcbuild...
Writing VHO instantiation template for 'ram_32x16_single_modified'...
Writing VHDL instantiation wrapper for 'ram_32x16_single_modified'...
Writing VHDL behavioral simulation model for 'ram_32x16_single_modified'...
WARNING:sim - Overwriting existing file
   /home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_c
   g/ram_32x16_single_modified/doc/dist_mem_gen_v7_2_vinfo.html with file from
   view xilinx_documentation
Delivered 2 files into directory
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram_32x16_single_modified'...
Generating metadata file...
Regenerating ISE project file for 'ram_32x16_single_modified'...
Generating ISE project...
XCO file found: ram_32x16_single_modified.xco
XMDF file found: ram_32x16_single_modified_xmdf.tcl
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified.asy -view all -origin_type imported
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified.ngc -view all -origin_type created
Checking file
"/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/
ram_32x16_single_modified.ngc" for project device match ...
File
"/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/
ram_32x16_single_modified.ngc" device information matches project device.
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified.sym -view all -origin_type imported
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_
   cg/ram_32x16_single_modified.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified.vho -view all -origin_type imported
Adding
/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_cg/r
am_32x16_single_modified_synth.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_
   cg/ram_32x16_single_modified_synth.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'ram_32x16_single_modified' found in
   library 'work'
WARNING:ProjectMgmt -   
   "/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_
   cg/ram_32x16_single_modified.vhd" line 43 (active)
WARNING:ProjectMgmt -   
   "/home/parallels/Desktop/newCode/NewTest/Original_code/tel_b/ipcore_dir/tmp/_
   cg/ram_32x16_single_modified_synth.vhd" line 45 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram_32x16_single_modified"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram_32x16_single_modified'.
