
VGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f0c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000984  08002094  08002094  00003094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a18  08002a18  00004060  2**0
                  CONTENTS
  4 .ARM          00000008  08002a18  08002a18  00003a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a20  08002a20  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a20  08002a20  00003a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a24  08002a24  00003a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08002a28  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012d18  20000060  08002a88  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012d78  08002a88  00004d78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006673  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000106a  00000000  00000000  0000a703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000790  00000000  00000000  0000b770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b0  00000000  00000000  0000bf00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de7f  00000000  00000000  0000c4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005fa7  00000000  00000000  0001a32f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00047c40  00000000  00000000  000202d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00067f16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002124  00000000  00000000  00067f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0006a080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000060 	.word	0x20000060
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800207c 	.word	0x0800207c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000064 	.word	0x20000064
 80001c4:	0800207c 	.word	0x0800207c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <contains>:

static int aantal_kleur = sizeof(kleuren) / sizeof(kleuren[0]);
static int aantal_fontnaam = sizeof(fontnamen) / sizeof(fontnamen[0]);
static int aantal_stijl = sizeof(stijlen) / sizeof(stijlen[0]);

static int contains(const char *items[], const int aantal, const char *item) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b086      	sub	sp, #24
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	60f8      	str	r0, [r7, #12]
 80001f4:	60b9      	str	r1, [r7, #8]
 80001f6:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < aantal; i++) {
 80001f8:	2300      	movs	r3, #0
 80001fa:	617b      	str	r3, [r7, #20]
 80001fc:	e010      	b.n	8000220 <contains+0x34>
		if (strcmp(item, items[i]) == 0) {
 80001fe:	697b      	ldr	r3, [r7, #20]
 8000200:	009b      	lsls	r3, r3, #2
 8000202:	68fa      	ldr	r2, [r7, #12]
 8000204:	4413      	add	r3, r2
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4619      	mov	r1, r3
 800020a:	6878      	ldr	r0, [r7, #4]
 800020c:	f7ff ffdc 	bl	80001c8 <strcmp>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d101      	bne.n	800021a <contains+0x2e>
			return 1;  // gevonden
 8000216:	2301      	movs	r3, #1
 8000218:	e007      	b.n	800022a <contains+0x3e>
	for (int i = 0; i < aantal; i++) {
 800021a:	697b      	ldr	r3, [r7, #20]
 800021c:	3301      	adds	r3, #1
 800021e:	617b      	str	r3, [r7, #20]
 8000220:	697a      	ldr	r2, [r7, #20]
 8000222:	68bb      	ldr	r3, [r7, #8]
 8000224:	429a      	cmp	r2, r3
 8000226:	dbea      	blt.n	80001fe <contains+0x12>
		}
	}
	return 0;  // niet gevonden
 8000228:	2300      	movs	r3, #0
}
 800022a:	4618      	mov	r0, r3
 800022c:	3718      	adds	r7, #24
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <validColor>:

int validColor(const char *kleur) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	return contains(kleuren, aantal_kleur, kleur);
 800023c:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <validColor+0x20>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	687a      	ldr	r2, [r7, #4]
 8000242:	4619      	mov	r1, r3
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <validColor+0x24>)
 8000246:	f7ff ffd1 	bl	80001ec <contains>
 800024a:	4603      	mov	r3, r0
}
 800024c:	4618      	mov	r0, r3
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000050 	.word	0x20000050
 8000258:	20000000 	.word	0x20000000

0800025c <validFont>:

int validFont(const char *fontnaam) {
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
	return contains(fontnamen, aantal_fontnaam, fontnaam);
 8000264:	4b05      	ldr	r3, [pc, #20]	@ (800027c <validFont+0x20>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4619      	mov	r1, r3
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <validFont+0x24>)
 800026e:	f7ff ffbd 	bl	80001ec <contains>
 8000272:	4603      	mov	r3, r0
}
 8000274:	4618      	mov	r0, r3
 8000276:	3708      	adds	r7, #8
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000054 	.word	0x20000054
 8000280:	2000003c 	.word	0x2000003c

08000284 <validFontstijl>:

int validFontstijl(const char *stijl) {
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	return contains(stijlen, aantal_stijl, stijl);
 800028c:	4b05      	ldr	r3, [pc, #20]	@ (80002a4 <validFontstijl+0x20>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	4619      	mov	r1, r3
 8000294:	4804      	ldr	r0, [pc, #16]	@ (80002a8 <validFontstijl+0x24>)
 8000296:	f7ff ffa9 	bl	80001ec <contains>
 800029a:	4603      	mov	r3, r0
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000058 	.word	0x20000058
 80002a8:	20000044 	.word	0x20000044

080002ac <kleurToCode>:

uint8_t kleurToCode(char kleur[]) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	uint8_t code;

	if (strcmp(kleur, "zwart") == 0) code = VGA_COL_BLACK;
 80002b4:	494c      	ldr	r1, [pc, #304]	@ (80003e8 <kleurToCode+0x13c>)
 80002b6:	6878      	ldr	r0, [r7, #4]
 80002b8:	f7ff ff86 	bl	80001c8 <strcmp>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d102      	bne.n	80002c8 <kleurToCode+0x1c>
 80002c2:	2300      	movs	r3, #0
 80002c4:	73fb      	strb	r3, [r7, #15]
 80002c6:	e08a      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "blauw") == 0) code = VGA_COL_BLUE;
 80002c8:	4948      	ldr	r1, [pc, #288]	@ (80003ec <kleurToCode+0x140>)
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f7ff ff7c 	bl	80001c8 <strcmp>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d102      	bne.n	80002dc <kleurToCode+0x30>
 80002d6:	2303      	movs	r3, #3
 80002d8:	73fb      	strb	r3, [r7, #15]
 80002da:	e080      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtblauw") == 0) code = VGA_COL_LIGHT_BLUE;
 80002dc:	4944      	ldr	r1, [pc, #272]	@ (80003f0 <kleurToCode+0x144>)
 80002de:	6878      	ldr	r0, [r7, #4]
 80002e0:	f7ff ff72 	bl	80001c8 <strcmp>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d102      	bne.n	80002f0 <kleurToCode+0x44>
 80002ea:	235f      	movs	r3, #95	@ 0x5f
 80002ec:	73fb      	strb	r3, [r7, #15]
 80002ee:	e076      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "groen") == 0) code = VGA_COL_GREEN;
 80002f0:	4940      	ldr	r1, [pc, #256]	@ (80003f4 <kleurToCode+0x148>)
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f7ff ff68 	bl	80001c8 <strcmp>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d102      	bne.n	8000304 <kleurToCode+0x58>
 80002fe:	231c      	movs	r3, #28
 8000300:	73fb      	strb	r3, [r7, #15]
 8000302:	e06c      	b.n	80003de <kleurToCode+0x132>
 	else if (strcmp(kleur, "lichtgroen") == 0) code = VGA_COL_LIGHT_GREEN;
 8000304:	493c      	ldr	r1, [pc, #240]	@ (80003f8 <kleurToCode+0x14c>)
 8000306:	6878      	ldr	r0, [r7, #4]
 8000308:	f7ff ff5e 	bl	80001c8 <strcmp>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d102      	bne.n	8000318 <kleurToCode+0x6c>
 8000312:	239e      	movs	r3, #158	@ 0x9e
 8000314:	73fb      	strb	r3, [r7, #15]
 8000316:	e062      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "cyaan") == 0) code = VGA_COL_CYAN;
 8000318:	4938      	ldr	r1, [pc, #224]	@ (80003fc <kleurToCode+0x150>)
 800031a:	6878      	ldr	r0, [r7, #4]
 800031c:	f7ff ff54 	bl	80001c8 <strcmp>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d102      	bne.n	800032c <kleurToCode+0x80>
 8000326:	231f      	movs	r3, #31
 8000328:	73fb      	strb	r3, [r7, #15]
 800032a:	e058      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtcyaan") == 0) code = VGA_COL_LIGHT_CYAN;
 800032c:	4934      	ldr	r1, [pc, #208]	@ (8000400 <kleurToCode+0x154>)
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ff4a 	bl	80001c8 <strcmp>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d102      	bne.n	8000340 <kleurToCode+0x94>
 800033a:	23df      	movs	r3, #223	@ 0xdf
 800033c:	73fb      	strb	r3, [r7, #15]
 800033e:	e04e      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "rood") == 0) code = VGA_COL_RED;
 8000340:	4930      	ldr	r1, [pc, #192]	@ (8000404 <kleurToCode+0x158>)
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	f7ff ff40 	bl	80001c8 <strcmp>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d102      	bne.n	8000354 <kleurToCode+0xa8>
 800034e:	23e0      	movs	r3, #224	@ 0xe0
 8000350:	73fb      	strb	r3, [r7, #15]
 8000352:	e044      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtrood") == 0) code = VGA_COL_LIGHT_RED;
 8000354:	492c      	ldr	r1, [pc, #176]	@ (8000408 <kleurToCode+0x15c>)
 8000356:	6878      	ldr	r0, [r7, #4]
 8000358:	f7ff ff36 	bl	80001c8 <strcmp>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d102      	bne.n	8000368 <kleurToCode+0xbc>
 8000362:	23f2      	movs	r3, #242	@ 0xf2
 8000364:	73fb      	strb	r3, [r7, #15]
 8000366:	e03a      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "magenta") == 0) code = VGA_COL_MAGENTA;
 8000368:	4928      	ldr	r1, [pc, #160]	@ (800040c <kleurToCode+0x160>)
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f7ff ff2c 	bl	80001c8 <strcmp>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d102      	bne.n	800037c <kleurToCode+0xd0>
 8000376:	23e3      	movs	r3, #227	@ 0xe3
 8000378:	73fb      	strb	r3, [r7, #15]
 800037a:	e030      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtmagenta") == 0) code = VGA_COL_LIGHT_MAGENTA;
 800037c:	4924      	ldr	r1, [pc, #144]	@ (8000410 <kleurToCode+0x164>)
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f7ff ff22 	bl	80001c8 <strcmp>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d102      	bne.n	8000390 <kleurToCode+0xe4>
 800038a:	23f7      	movs	r3, #247	@ 0xf7
 800038c:	73fb      	strb	r3, [r7, #15]
 800038e:	e026      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "bruin") == 0) code = VGA_COL_BROWN;
 8000390:	4920      	ldr	r1, [pc, #128]	@ (8000414 <kleurToCode+0x168>)
 8000392:	6878      	ldr	r0, [r7, #4]
 8000394:	f7ff ff18 	bl	80001c8 <strcmp>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d102      	bne.n	80003a4 <kleurToCode+0xf8>
 800039e:	2388      	movs	r3, #136	@ 0x88
 80003a0:	73fb      	strb	r3, [r7, #15]
 80003a2:	e01c      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "geel") == 0) code = VGA_COL_YELLOW;
 80003a4:	491c      	ldr	r1, [pc, #112]	@ (8000418 <kleurToCode+0x16c>)
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f7ff ff0e 	bl	80001c8 <strcmp>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d102      	bne.n	80003b8 <kleurToCode+0x10c>
 80003b2:	23fc      	movs	r3, #252	@ 0xfc
 80003b4:	73fb      	strb	r3, [r7, #15]
 80003b6:	e012      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "grijs") == 0) code = VGA_COL_GREY;
 80003b8:	4918      	ldr	r1, [pc, #96]	@ (800041c <kleurToCode+0x170>)
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f7ff ff04 	bl	80001c8 <strcmp>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d102      	bne.n	80003cc <kleurToCode+0x120>
 80003c6:	2392      	movs	r3, #146	@ 0x92
 80003c8:	73fb      	strb	r3, [r7, #15]
 80003ca:	e008      	b.n	80003de <kleurToCode+0x132>
	else if (strcmp(kleur, "wit") == 0) code = VGA_COL_WHITE;
 80003cc:	4914      	ldr	r1, [pc, #80]	@ (8000420 <kleurToCode+0x174>)
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f7ff fefa 	bl	80001c8 <strcmp>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d101      	bne.n	80003de <kleurToCode+0x132>
 80003da:	23ff      	movs	r3, #255	@ 0xff
 80003dc:	73fb      	strb	r3, [r7, #15]
	return code;
 80003de:	7bfb      	ldrb	r3, [r7, #15]
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	3710      	adds	r7, #16
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	08002094 	.word	0x08002094
 80003ec:	0800209c 	.word	0x0800209c
 80003f0:	080020a4 	.word	0x080020a4
 80003f4:	080020b0 	.word	0x080020b0
 80003f8:	080020b8 	.word	0x080020b8
 80003fc:	080020c4 	.word	0x080020c4
 8000400:	080020cc 	.word	0x080020cc
 8000404:	080020d8 	.word	0x080020d8
 8000408:	080020e0 	.word	0x080020e0
 800040c:	080020ec 	.word	0x080020ec
 8000410:	080020f4 	.word	0x080020f4
 8000414:	08002104 	.word	0x08002104
 8000418:	0800210c 	.word	0x0800210c
 800041c:	08002114 	.word	0x08002114
 8000420:	0800211c 	.word	0x0800211c

08000424 <lijn>:


/* ===================== COMMANDO’S ===================== */

// Teken een lijn (zoals eerder)
Resultaat lijn(int x, int y, int x2, int y2, char kleur[20], int dikte) {
 8000424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000428:	b088      	sub	sp, #32
 800042a:	af02      	add	r7, sp, #8
 800042c:	60f8      	str	r0, [r7, #12]
 800042e:	60b9      	str	r1, [r7, #8]
 8000430:	607a      	str	r2, [r7, #4]
 8000432:	603b      	str	r3, [r7, #0]
    if (x < 0 || x >= SCHERM_BREEDTE ||
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	2b00      	cmp	r3, #0
 8000438:	db16      	blt.n	8000468 <lijn+0x44>
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000440:	da12      	bge.n	8000468 <lijn+0x44>
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	2b00      	cmp	r3, #0
 8000446:	db0f      	blt.n	8000468 <lijn+0x44>
    	y < 0 || y >= SCHERM_HOOGTE ||
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	2bef      	cmp	r3, #239	@ 0xef
 800044c:	dc0c      	bgt.n	8000468 <lijn+0x44>
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2b00      	cmp	r3, #0
 8000452:	db09      	blt.n	8000468 <lijn+0x44>
		x2 < 0 || x2 >= SCHERM_BREEDTE ||
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800045a:	da05      	bge.n	8000468 <lijn+0x44>
 800045c:	683b      	ldr	r3, [r7, #0]
 800045e:	2b00      	cmp	r3, #0
 8000460:	db02      	blt.n	8000468 <lijn+0x44>
		y2 < 0 || y2 >= SCHERM_HOOGTE)
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	2bef      	cmp	r3, #239	@ 0xef
 8000466:	dd01      	ble.n	800046c <lijn+0x48>
    {
    	return ERROR_OUT_OF_BOUNDS;
 8000468:	236d      	movs	r3, #109	@ 0x6d
 800046a:	e02f      	b.n	80004cc <lijn+0xa8>
    }

    if (dikte <= 0)
 800046c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800046e:	2b00      	cmp	r3, #0
 8000470:	dc01      	bgt.n	8000476 <lijn+0x52>
        return ERROR_INVALID_PARAM_THICKNESS;
 8000472:	2366      	movs	r3, #102	@ 0x66
 8000474:	e02a      	b.n	80004cc <lijn+0xa8>

    if (!validColor(kleur))
 8000476:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000478:	f7ff fedc 	bl	8000234 <validColor>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d101      	bne.n	8000486 <lijn+0x62>
        return ERROR_INVALID_COLOR;
 8000482:	2365      	movs	r3, #101	@ 0x65
 8000484:	e022      	b.n	80004cc <lijn+0xa8>

    // stuur naar VGA scherm
    int status = UB_VGA_DrawLine(x, y, x2, y2, kleurToCode(kleur), dikte);
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	b29c      	uxth	r4, r3
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	b29d      	uxth	r5, r3
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	b29e      	uxth	r6, r3
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	fa1f f883 	uxth.w	r8, r3
 8000498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800049a:	f7ff ff07 	bl	80002ac <kleurToCode>
 800049e:	4603      	mov	r3, r0
 80004a0:	461a      	mov	r2, r3
 80004a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	9301      	str	r3, [sp, #4]
 80004a8:	9200      	str	r2, [sp, #0]
 80004aa:	4643      	mov	r3, r8
 80004ac:	4632      	mov	r2, r6
 80004ae:	4629      	mov	r1, r5
 80004b0:	4620      	mov	r0, r4
 80004b2:	f000 fd3b 	bl	8000f2c <UB_VGA_DrawLine>
 80004b6:	4603      	mov	r3, r0
 80004b8:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d004      	beq.n	80004ca <lijn+0xa6>
    	return vgaStatusToResultaat(status);
 80004c0:	6978      	ldr	r0, [r7, #20]
 80004c2:	f000 f949 	bl	8000758 <vgaStatusToResultaat>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e000      	b.n	80004cc <lijn+0xa8>
    }

    return OK;
 80004ca:	2364      	movs	r3, #100	@ 0x64
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	3718      	adds	r7, #24
 80004d0:	46bd      	mov	sp, r7
 80004d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080004d6 <tekst>:

    return OK;
}

// Teken tekst
Resultaat tekst(int x, int y, char kleur[20], const char tekst[100], const char fontnaam[20], int fontgrootte, const char fontstijl[20]) {
 80004d6:	b5b0      	push	{r4, r5, r7, lr}
 80004d8:	b08a      	sub	sp, #40	@ 0x28
 80004da:	af04      	add	r7, sp, #16
 80004dc:	60f8      	str	r0, [r7, #12]
 80004de:	60b9      	str	r1, [r7, #8]
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	603b      	str	r3, [r7, #0]
    if (x < 0 || x >= SCHERM_BREEDTE || y < 0 || y >= SCHERM_HOOGTE)
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	db09      	blt.n	80004fe <tekst+0x28>
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80004f0:	da05      	bge.n	80004fe <tekst+0x28>
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	db02      	blt.n	80004fe <tekst+0x28>
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	2bef      	cmp	r3, #239	@ 0xef
 80004fc:	dd01      	ble.n	8000502 <tekst+0x2c>
        return ERROR_OUT_OF_BOUNDS;
 80004fe:	236d      	movs	r3, #109	@ 0x6d
 8000500:	e048      	b.n	8000594 <tekst+0xbe>

    if (strlen(tekst) > 100)
 8000502:	6838      	ldr	r0, [r7, #0]
 8000504:	f7ff fe6a 	bl	80001dc <strlen>
 8000508:	4603      	mov	r3, r0
 800050a:	2b64      	cmp	r3, #100	@ 0x64
 800050c:	d901      	bls.n	8000512 <tekst+0x3c>
        return ERROR_TEXT_TOO_LONG;
 800050e:	236e      	movs	r3, #110	@ 0x6e
 8000510:	e040      	b.n	8000594 <tekst+0xbe>

    if (!validColor(kleur))
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	f7ff fe8e 	bl	8000234 <validColor>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d101      	bne.n	8000522 <tekst+0x4c>
        return ERROR_INVALID_COLOR;
 800051e:	2365      	movs	r3, #101	@ 0x65
 8000520:	e038      	b.n	8000594 <tekst+0xbe>
    if (!validFont(fontnaam))
 8000522:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000524:	f7ff fe9a 	bl	800025c <validFont>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d101      	bne.n	8000532 <tekst+0x5c>
        return ERROR_INVALID_PARAM_FONTNAME;
 800052e:	2369      	movs	r3, #105	@ 0x69
 8000530:	e030      	b.n	8000594 <tekst+0xbe>
    if (!validFontstijl(fontstijl))
 8000532:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000534:	f7ff fea6 	bl	8000284 <validFontstijl>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d101      	bne.n	8000542 <tekst+0x6c>
        return ERROR_INVALID_PARAM_FONSTYLE;
 800053e:	236b      	movs	r3, #107	@ 0x6b
 8000540:	e028      	b.n	8000594 <tekst+0xbe>
    if (fontgrootte != 1 && fontgrootte != 2)
 8000542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000544:	2b01      	cmp	r3, #1
 8000546:	d004      	beq.n	8000552 <tekst+0x7c>
 8000548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800054a:	2b02      	cmp	r3, #2
 800054c:	d001      	beq.n	8000552 <tekst+0x7c>
        return ERROR_INVALID_PARAM_FONTSIZE;
 800054e:	236a      	movs	r3, #106	@ 0x6a
 8000550:	e020      	b.n	8000594 <tekst+0xbe>

	//int status = UB_VGA_DrawText(10, 20, "zwart","the quick brown fox jumps over the lazy dog", "consolas", 1, "vet");
    int status = UB_VGA_DrawText(x, y, kleurToCode(kleur), tekst, fontnaam, fontgrootte, fontstijl);
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	b29c      	uxth	r4, r3
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	b29d      	uxth	r5, r3
 800055a:	6878      	ldr	r0, [r7, #4]
 800055c:	f7ff fea6 	bl	80002ac <kleurToCode>
 8000560:	4603      	mov	r3, r0
 8000562:	4619      	mov	r1, r3
 8000564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000566:	b2db      	uxtb	r3, r3
 8000568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800056a:	9202      	str	r2, [sp, #8]
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000570:	9300      	str	r3, [sp, #0]
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	460a      	mov	r2, r1
 8000576:	4629      	mov	r1, r5
 8000578:	4620      	mov	r0, r4
 800057a:	f000 fd49 	bl	8001010 <UB_VGA_DrawText>
 800057e:	4603      	mov	r3, r0
 8000580:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d004      	beq.n	8000592 <tekst+0xbc>
        return vgaStatusToResultaat(status);
 8000588:	6978      	ldr	r0, [r7, #20]
 800058a:	f000 f8e5 	bl	8000758 <vgaStatusToResultaat>
 800058e:	4603      	mov	r3, r0
 8000590:	e000      	b.n	8000594 <tekst+0xbe>
    }

    return OK;
 8000592:	2364      	movs	r3, #100	@ 0x64
}
 8000594:	4618      	mov	r0, r3
 8000596:	3718      	adds	r7, #24
 8000598:	46bd      	mov	sp, r7
 800059a:	bdb0      	pop	{r4, r5, r7, pc}

0800059c <clearscherm>:
    }
    return OK;
}

// Wis het scherm
Resultaat clearscherm(char kleur[20]) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
    if (!validColor(kleur))
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f7ff fe45 	bl	8000234 <validColor>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d101      	bne.n	80005b4 <clearscherm+0x18>
        return ERROR_INVALID_COLOR;
 80005b0:	2365      	movs	r3, #101	@ 0x65
 80005b2:	e011      	b.n	80005d8 <clearscherm+0x3c>

    //stuur naar VGA scherm
    int status = UB_VGA_FillScreen(kleurToCode(kleur));
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f7ff fe79 	bl	80002ac <kleurToCode>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4618      	mov	r0, r3
 80005be:	f000 fa4b 	bl	8000a58 <UB_VGA_FillScreen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	60fb      	str	r3, [r7, #12]
    if (status != 0) {
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d004      	beq.n	80005d6 <clearscherm+0x3a>
        return vgaStatusToResultaat(status);
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f000 f8c3 	bl	8000758 <vgaStatusToResultaat>
 80005d2:	4603      	mov	r3, r0
 80005d4:	e000      	b.n	80005d8 <clearscherm+0x3c>
    }

    return OK;
 80005d6:	2364      	movs	r3, #100	@ 0x64
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <wacht>:

Resultaat wacht(int msecs) {
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
    if (msecs < 0) return ERROR_INVALID_PARAM;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	da01      	bge.n	80005f2 <wacht+0x12>
 80005ee:	236c      	movs	r3, #108	@ 0x6c
 80005f0:	e014      	b.n	800061c <wacht+0x3c>

    // Gebruik de CPU frequentie om te berekenen hoeveel loops we nodig hebben
    // Voor een F407 op 168MHz is dit ongeveer:
    uint32_t count = msecs * (SystemCoreClock / 10000);
 80005f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000628 <wacht+0x48>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a0d      	ldr	r2, [pc, #52]	@ (800062c <wacht+0x4c>)
 80005f8:	fba2 2303 	umull	r2, r3, r2, r3
 80005fc:	0b5b      	lsrs	r3, r3, #13
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	fb02 f303 	mul.w	r3, r2, r3
 8000604:	60bb      	str	r3, [r7, #8]

    for (/*volatile*/ uint32_t i = 0; i < count; i++) {
 8000606:	2300      	movs	r3, #0
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	e002      	b.n	8000612 <wacht+0x32>
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	3301      	adds	r3, #1
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fa      	ldr	r2, [r7, #12]
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	429a      	cmp	r2, r3
 8000618:	d3f8      	bcc.n	800060c <wacht+0x2c>
        //__NOP(); // Doe niets
    }

    return OK;
 800061a:	2364      	movs	r3, #100	@ 0x64
}
 800061c:	4618      	mov	r0, r3
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	2000005c 	.word	0x2000005c
 800062c:	d1b71759 	.word	0xd1b71759

08000630 <figuur>:
    }

    return OK;
}

Resultaat figuur(int x1, int y1, int x2, int y2, int x3, int y3, int x4, int y4, int x5, int y5, char kleur[20]) {
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b097      	sub	sp, #92	@ 0x5c
 8000634:	af02      	add	r7, sp, #8
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
 800063c:	603b      	str	r3, [r7, #0]
    // Punten in arrays zetten voor makkelijke verwerking
    int x[] = {x1, x2, x3, x4, x5};
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000646:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000648:	633b      	str	r3, [r7, #48]	@ 0x30
 800064a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800064c:	637b      	str	r3, [r7, #52]	@ 0x34
 800064e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000650:	63bb      	str	r3, [r7, #56]	@ 0x38
    int y[] = {y1, y2, y3, y4, y5};
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	617b      	str	r3, [r7, #20]
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	61bb      	str	r3, [r7, #24]
 800065a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800065c:	61fb      	str	r3, [r7, #28]
 800065e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000660:	623b      	str	r3, [r7, #32]
 8000662:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
    int aantal_punten = 5;
 8000666:	2305      	movs	r3, #5
 8000668:	647b      	str	r3, [r7, #68]	@ 0x44
    Resultaat res;

    // 1. Validatie: Kleur controleren
    if (!validColor(kleur)) {
 800066a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800066c:	f7ff fde2 	bl	8000234 <validColor>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d101      	bne.n	800067a <figuur+0x4a>
        return ERROR_INVALID_COLOR;
 8000676:	2365      	movs	r3, #101	@ 0x65
 8000678:	e06a      	b.n	8000750 <figuur+0x120>
    }

    // 2. Validatie: Alle punten controleren op schermgrenzen
    for (int i = 0; i < aantal_punten; i++) {
 800067a:	2300      	movs	r3, #0
 800067c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800067e:	e025      	b.n	80006cc <figuur+0x9c>
        if (x[i] < 0 || x[i] >= SCHERM_BREEDTE || y[i] < 0 || y[i] >= SCHERM_HOOGTE) {
 8000680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	3350      	adds	r3, #80	@ 0x50
 8000686:	443b      	add	r3, r7
 8000688:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db18      	blt.n	80006c2 <figuur+0x92>
 8000690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	3350      	adds	r3, #80	@ 0x50
 8000696:	443b      	add	r3, r7
 8000698:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800069c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006a0:	da0f      	bge.n	80006c2 <figuur+0x92>
 80006a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	3350      	adds	r3, #80	@ 0x50
 80006a8:	443b      	add	r3, r7
 80006aa:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	db07      	blt.n	80006c2 <figuur+0x92>
 80006b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	3350      	adds	r3, #80	@ 0x50
 80006b8:	443b      	add	r3, r7
 80006ba:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80006be:	2bef      	cmp	r3, #239	@ 0xef
 80006c0:	dd01      	ble.n	80006c6 <figuur+0x96>
            return ERROR_OUT_OF_BOUNDS;
 80006c2:	236d      	movs	r3, #109	@ 0x6d
 80006c4:	e044      	b.n	8000750 <figuur+0x120>
    for (int i = 0; i < aantal_punten; i++) {
 80006c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c8:	3301      	adds	r3, #1
 80006ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80006ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80006d0:	429a      	cmp	r2, r3
 80006d2:	dbd5      	blt.n	8000680 <figuur+0x50>
        }
    }

    // 3. Tekenen: Trek lijnen tussen de opeenvolgende punten
    for (int i = 0; i < aantal_punten; i++) {
 80006d4:	2300      	movs	r3, #0
 80006d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80006d8:	e035      	b.n	8000746 <figuur+0x116>
        // Gebruik de modulo (%) operator om bij het laatste punt weer terug naar index 0 te gaan
        int volgende = (i + 1) % aantal_punten;
 80006da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006dc:	3301      	adds	r3, #1
 80006de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80006e0:	fb93 f2f2 	sdiv	r2, r3, r2
 80006e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80006e6:	fb01 f202 	mul.w	r2, r1, r2
 80006ea:	1a9b      	subs	r3, r3, r2
 80006ec:	643b      	str	r3, [r7, #64]	@ 0x40

        // Roep de bestaande lijn functie aan (met dikte 1 als standaard)
        res = lijn(x[i], y[i], x[volgende], y[volgende], kleur, 1);
 80006ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	3350      	adds	r3, #80	@ 0x50
 80006f4:	443b      	add	r3, r7
 80006f6:	f853 0c28 	ldr.w	r0, [r3, #-40]
 80006fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	3350      	adds	r3, #80	@ 0x50
 8000700:	443b      	add	r3, r7
 8000702:	f853 1c3c 	ldr.w	r1, [r3, #-60]
 8000706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	3350      	adds	r3, #80	@ 0x50
 800070c:	443b      	add	r3, r7
 800070e:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8000712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	3350      	adds	r3, #80	@ 0x50
 8000718:	443b      	add	r3, r7
 800071a:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 800071e:	2301      	movs	r3, #1
 8000720:	9301      	str	r3, [sp, #4]
 8000722:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000724:	9300      	str	r3, [sp, #0]
 8000726:	4623      	mov	r3, r4
 8000728:	f7ff fe7c 	bl	8000424 <lijn>
 800072c:	4603      	mov	r3, r0
 800072e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        // Als er onderweg iets fout gaat, stop en geef de fout door
        if (res != OK) {
 8000732:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000736:	2b64      	cmp	r3, #100	@ 0x64
 8000738:	d002      	beq.n	8000740 <figuur+0x110>
            return res;
 800073a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800073e:	e007      	b.n	8000750 <figuur+0x120>
    for (int i = 0; i < aantal_punten; i++) {
 8000740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000742:	3301      	adds	r3, #1
 8000744:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000746:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800074a:	429a      	cmp	r2, r3
 800074c:	dbc5      	blt.n	80006da <figuur+0xaa>
        }
    }

    return OK;
 800074e:	2364      	movs	r3, #100	@ 0x64
}
 8000750:	4618      	mov	r0, r3
 8000752:	3754      	adds	r7, #84	@ 0x54
 8000754:	46bd      	mov	sp, r7
 8000756:	bd90      	pop	{r4, r7, pc}

08000758 <vgaStatusToResultaat>:

Resultaat vgaStatusToResultaat(int status) {
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
    switch (status) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d00d      	beq.n	8000782 <vgaStatusToResultaat+0x2a>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2b02      	cmp	r3, #2
 800076a:	dc0c      	bgt.n	8000786 <vgaStatusToResultaat+0x2e>
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d003      	beq.n	800077a <vgaStatusToResultaat+0x22>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d002      	beq.n	800077e <vgaStatusToResultaat+0x26>
 8000778:	e005      	b.n	8000786 <vgaStatusToResultaat+0x2e>
        case 0:
            return OK;  // Alles OK
 800077a:	2364      	movs	r3, #100	@ 0x64
 800077c:	e004      	b.n	8000788 <vgaStatusToResultaat+0x30>
        case 1:
            return ERROR_VGA_INVALID_COORDINATE;
 800077e:	23ca      	movs	r3, #202	@ 0xca
 8000780:	e002      	b.n	8000788 <vgaStatusToResultaat+0x30>
        case 2:
            return ERROR_VGA_INVALID_PARAMETER;
 8000782:	23cb      	movs	r3, #203	@ 0xcb
 8000784:	e000      	b.n	8000788 <vgaStatusToResultaat+0x30>
        default:
            return ERROR_VGA;
 8000786:	23c9      	movs	r3, #201	@ 0xc9
    }
}
 8000788:	4618      	mov	r0, r3
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <LED_Init>:

#define RCC_AHB1ENR (*(volatile uint32_t*)(RCC_BASE + 0x30))
#define GPIOD_MODER (*(volatile uint32_t*)(GPIOD_BASE + 0x00))
#define GPIOD_ODR   (*(volatile uint32_t*)(GPIOD_BASE + 0x14))

void LED_Init(void) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
    // 1️⃣ Clock enable voor GPIOD
    RCC_AHB1ENR |= (1 << 3); // GPIODEN = 1
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <LED_Init+0x60>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a15      	ldr	r2, [pc, #84]	@ (80007f4 <LED_Init+0x60>)
 80007a0:	f043 0308 	orr.w	r3, r3, #8
 80007a4:	6013      	str	r3, [r2, #0]

    // 2️⃣ PD12–PD15 als output
    for (int i = 12; i <= 15; i++) {
 80007a6:	230c      	movs	r3, #12
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	e019      	b.n	80007e0 <LED_Init+0x4c>
        GPIOD_MODER &= ~(3 << (i*2)); // clear MODER
 80007ac:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <LED_Init+0x64>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	0052      	lsls	r2, r2, #1
 80007b4:	2103      	movs	r1, #3
 80007b6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ba:	43d2      	mvns	r2, r2
 80007bc:	4611      	mov	r1, r2
 80007be:	4a0e      	ldr	r2, [pc, #56]	@ (80007f8 <LED_Init+0x64>)
 80007c0:	400b      	ands	r3, r1
 80007c2:	6013      	str	r3, [r2, #0]
        GPIOD_MODER |=  (1 << (i*2)); // output mode
 80007c4:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <LED_Init+0x64>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	0052      	lsls	r2, r2, #1
 80007cc:	2101      	movs	r1, #1
 80007ce:	fa01 f202 	lsl.w	r2, r1, r2
 80007d2:	4611      	mov	r1, r2
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <LED_Init+0x64>)
 80007d6:	430b      	orrs	r3, r1
 80007d8:	6013      	str	r3, [r2, #0]
    for (int i = 12; i <= 15; i++) {
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3301      	adds	r3, #1
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b0f      	cmp	r3, #15
 80007e4:	dde2      	ble.n	80007ac <LED_Init+0x18>
    }
}
 80007e6:	bf00      	nop
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	40023830 	.word	0x40023830
 80007f8:	40020c00 	.word	0x40020c00

080007fc <LED_On>:

void LED_On(int led) {
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
    // LED 0 = PD12, 1 = PD13, 2 = PD14, 3 = PD15
    if (led < 0 || led > 3) return;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	db14      	blt.n	8000834 <LED_On+0x38>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b03      	cmp	r3, #3
 800080e:	dc11      	bgt.n	8000834 <LED_On+0x38>

    // Eerst alle LEDjes uit
    GPIOD_ODR &= ~((1 << 12) | (1 << 13) | (1 << 14) | (1 << 15));
 8000810:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <LED_On+0x44>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <LED_On+0x44>)
 8000816:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800081a:	6013      	str	r3, [r2, #0]

    // Dan het juiste LEDje aan
    GPIOD_ODR |= (1 << (12 + led));
 800081c:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <LED_On+0x44>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	320c      	adds	r2, #12
 8000824:	2101      	movs	r1, #1
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	4611      	mov	r1, r2
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <LED_On+0x44>)
 800082e:	430b      	orrs	r3, r1
 8000830:	6013      	str	r3, [r2, #0]
 8000832:	e000      	b.n	8000836 <LED_On+0x3a>
    if (led < 0 || led > 3) return;
 8000834:	bf00      	nop
}
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40020c14 	.word	0x40020c14

08000844 <main>:

int main(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af08      	add	r7, sp, #32
	SystemInit(); // System speed to 168MHz
 800084a:	f001 fb1f 	bl	8001e8c <SystemInit>

	UB_VGA_Screen_Init(); // Init VGA-Screen
 800084e:	f000 f8c3 	bl	80009d8 <UB_VGA_Screen_Init>

	LED_Init();   // LED configureren
 8000852:	f7ff ff9f 	bl	8000794 <LED_Init>

	//clearscherm function
	if (clearscherm("wit")==100) {
 8000856:	4829      	ldr	r0, [pc, #164]	@ (80008fc <main+0xb8>)
 8000858:	f7ff fea0 	bl	800059c <clearscherm>
 800085c:	4603      	mov	r3, r0
 800085e:	2b64      	cmp	r3, #100	@ 0x64
 8000860:	d103      	bne.n	800086a <main+0x26>
		LED_On(0);
 8000862:	2000      	movs	r0, #0
 8000864:	f7ff ffca 	bl	80007fc <LED_On>
 8000868:	e002      	b.n	8000870 <main+0x2c>
	} else {
		LED_On(1);
 800086a:	2001      	movs	r0, #1
 800086c:	f7ff ffc6 	bl	80007fc <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (figuur(160, 20, 250, 100, 210, 200, 110, 200, 70, 100, "rood") == OK) {
 8000870:	4b23      	ldr	r3, [pc, #140]	@ (8000900 <main+0xbc>)
 8000872:	9306      	str	r3, [sp, #24]
 8000874:	2364      	movs	r3, #100	@ 0x64
 8000876:	9305      	str	r3, [sp, #20]
 8000878:	2346      	movs	r3, #70	@ 0x46
 800087a:	9304      	str	r3, [sp, #16]
 800087c:	23c8      	movs	r3, #200	@ 0xc8
 800087e:	9303      	str	r3, [sp, #12]
 8000880:	236e      	movs	r3, #110	@ 0x6e
 8000882:	9302      	str	r3, [sp, #8]
 8000884:	23c8      	movs	r3, #200	@ 0xc8
 8000886:	9301      	str	r3, [sp, #4]
 8000888:	23d2      	movs	r3, #210	@ 0xd2
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	2364      	movs	r3, #100	@ 0x64
 800088e:	22fa      	movs	r2, #250	@ 0xfa
 8000890:	2114      	movs	r1, #20
 8000892:	20a0      	movs	r0, #160	@ 0xa0
 8000894:	f7ff fecc 	bl	8000630 <figuur>
 8000898:	4603      	mov	r3, r0
 800089a:	2b64      	cmp	r3, #100	@ 0x64
 800089c:	d103      	bne.n	80008a6 <main+0x62>
	    LED_On(0); // Succes
 800089e:	2000      	movs	r0, #0
 80008a0:	f7ff ffac 	bl	80007fc <LED_On>
 80008a4:	e002      	b.n	80008ac <main+0x68>
	} else {
	    LED_On(1); // Fout
 80008a6:	2001      	movs	r0, #1
 80008a8:	f7ff ffa8 	bl	80007fc <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (wacht(2000)==100) {
 80008ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008b0:	f7ff fe96 	bl	80005e0 <wacht>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b64      	cmp	r3, #100	@ 0x64
 80008b8:	d103      	bne.n	80008c2 <main+0x7e>
		LED_On(0);
 80008ba:	2000      	movs	r0, #0
 80008bc:	f7ff ff9e 	bl	80007fc <LED_On>
 80008c0:	e002      	b.n	80008c8 <main+0x84>
	} else {
		LED_On(1);
 80008c2:	2001      	movs	r0, #1
 80008c4:	f7ff ff9a 	bl	80007fc <LED_On>
	}

	if (tekst(10,20, "zwart","the quick brown fox jumps over the lazy dog", "consolas", 2, "vet")==100) {
 80008c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <main+0xc0>)
 80008ca:	9302      	str	r3, [sp, #8]
 80008cc:	2302      	movs	r3, #2
 80008ce:	9301      	str	r3, [sp, #4]
 80008d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <main+0xc4>)
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	4b0d      	ldr	r3, [pc, #52]	@ (800090c <main+0xc8>)
 80008d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <main+0xcc>)
 80008d8:	2114      	movs	r1, #20
 80008da:	200a      	movs	r0, #10
 80008dc:	f7ff fdfb 	bl	80004d6 <tekst>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b64      	cmp	r3, #100	@ 0x64
 80008e4:	d103      	bne.n	80008ee <main+0xaa>
		LED_On(0);
 80008e6:	2000      	movs	r0, #0
 80008e8:	f7ff ff88 	bl	80007fc <LED_On>
 80008ec:	e003      	b.n	80008f6 <main+0xb2>
	} else {
		LED_On(1);
 80008ee:	2001      	movs	r0, #1
 80008f0:	f7ff ff84 	bl	80007fc <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

  while(1)
 80008f4:	bf00      	nop
 80008f6:	bf00      	nop
 80008f8:	e7fd      	b.n	80008f6 <main+0xb2>
 80008fa:	bf00      	nop
 80008fc:	08002148 	.word	0x08002148
 8000900:	0800214c 	.word	0x0800214c
 8000904:	08002188 	.word	0x08002188
 8000908:	0800218c 	.word	0x0800218c
 800090c:	08002154 	.word	0x08002154
 8000910:	08002180 	.word	0x08002180

08000914 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800091c:	2300      	movs	r3, #0
 800091e:	73fb      	strb	r3, [r7, #15]
 8000920:	2300      	movs	r3, #0
 8000922:	73bb      	strb	r3, [r7, #14]
 8000924:	230f      	movs	r3, #15
 8000926:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	78db      	ldrb	r3, [r3, #3]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d039      	beq.n	80009a4 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000930:	4b27      	ldr	r3, [pc, #156]	@ (80009d0 <NVIC_Init+0xbc>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	43db      	mvns	r3, r3
 8000936:	0a1b      	lsrs	r3, r3, #8
 8000938:	b2db      	uxtb	r3, r3
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	f1c3 0304 	rsb	r3, r3, #4
 8000946:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000948:	7b7a      	ldrb	r2, [r7, #13]
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	fa42 f303 	asr.w	r3, r2, r3
 8000950:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	785b      	ldrb	r3, [r3, #1]
 8000956:	461a      	mov	r2, r3
 8000958:	7bbb      	ldrb	r3, [r7, #14]
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	789a      	ldrb	r2, [r3, #2]
 8000964:	7b7b      	ldrb	r3, [r7, #13]
 8000966:	4013      	ands	r3, r2
 8000968:	b2da      	uxtb	r2, r3
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	4313      	orrs	r3, r2
 800096e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000976:	4a17      	ldr	r2, [pc, #92]	@ (80009d4 <NVIC_Init+0xc0>)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	4413      	add	r3, r2
 800097e:	7bfa      	ldrb	r2, [r7, #15]
 8000980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800098c:	4911      	ldr	r1, [pc, #68]	@ (80009d4 <NVIC_Init+0xc0>)
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	7812      	ldrb	r2, [r2, #0]
 8000992:	0952      	lsrs	r2, r2, #5
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000998:	2201      	movs	r2, #1
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800099e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80009a2:	e00f      	b.n	80009c4 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80009ac:	4909      	ldr	r1, [pc, #36]	@ (80009d4 <NVIC_Init+0xc0>)
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	7812      	ldrb	r2, [r2, #0]
 80009b2:	0952      	lsrs	r2, r2, #5
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80009b8:	2201      	movs	r2, #1
 80009ba:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80009bc:	f100 0320 	add.w	r3, r0, #32
 80009c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009c4:	bf00      	nop
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	e000ed00 	.word	0xe000ed00
 80009d4:	e000e100 	.word	0xe000e100

080009d8 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 80009de:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <UB_VGA_Screen_Init+0x74>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 80009e4:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <UB_VGA_Screen_Init+0x74>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 80009ea:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <UB_VGA_Screen_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80009f0:	2300      	movs	r3, #0
 80009f2:	80bb      	strh	r3, [r7, #4]
 80009f4:	e017      	b.n	8000a26 <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 80009f6:	2300      	movs	r3, #0
 80009f8:	80fb      	strh	r3, [r7, #6]
 80009fa:	e00d      	b.n	8000a18 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 80009fc:	88ba      	ldrh	r2, [r7, #4]
 80009fe:	4613      	mov	r3, r2
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	4413      	add	r3, r2
 8000a04:	019b      	lsls	r3, r3, #6
 8000a06:	441a      	add	r2, r3
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	4a10      	ldr	r2, [pc, #64]	@ (8000a50 <UB_VGA_Screen_Init+0x78>)
 8000a0e:	2100      	movs	r1, #0
 8000a10:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8000a12:	88fb      	ldrh	r3, [r7, #6]
 8000a14:	3301      	adds	r3, #1
 8000a16:	80fb      	strh	r3, [r7, #6]
 8000a18:	88fb      	ldrh	r3, [r7, #6]
 8000a1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a1e:	d9ed      	bls.n	80009fc <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	3301      	adds	r3, #1
 8000a24:	80bb      	strh	r3, [r7, #4]
 8000a26:	88bb      	ldrh	r3, [r7, #4]
 8000a28:	2bef      	cmp	r3, #239	@ 0xef
 8000a2a:	d9e4      	bls.n	80009f6 <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 8000a2c:	f000 f860 	bl	8000af0 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8000a30:	f000 f8b2 	bl	8000b98 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8000a34:	f000 f940 	bl	8000cb8 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8000a38:	f000 f912 	bl	8000c60 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	@ (8000a54 <UB_VGA_Screen_Init+0x7c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a02      	ldr	r2, [pc, #8]	@ (8000a4c <UB_VGA_Screen_Init+0x74>)
 8000a42:	6093      	str	r3, [r2, #8]
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	2000007c 	.word	0x2000007c
 8000a50:	20000088 	.word	0x20000088
 8000a54:	40026488 	.word	0x40026488

08000a58 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
VGA_Status UB_VGA_FillScreen(uint8_t color)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000a62:	2300      	movs	r3, #0
 8000a64:	81bb      	strh	r3, [r7, #12]
 8000a66:	e012      	b.n	8000a8e <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000a68:	2300      	movs	r3, #0
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	e008      	b.n	8000a80 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8000a6e:	79fa      	ldrb	r2, [r7, #7]
 8000a70:	89b9      	ldrh	r1, [r7, #12]
 8000a72:	89fb      	ldrh	r3, [r7, #14]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 f813 	bl	8000aa0 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000a7a:	89fb      	ldrh	r3, [r7, #14]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	81fb      	strh	r3, [r7, #14]
 8000a80:	89fb      	ldrh	r3, [r7, #14]
 8000a82:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a86:	d3f2      	bcc.n	8000a6e <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000a88:	89bb      	ldrh	r3, [r7, #12]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	81bb      	strh	r3, [r7, #12]
 8000a8e:	89bb      	ldrh	r3, [r7, #12]
 8000a90:	2bef      	cmp	r3, #239	@ 0xef
 8000a92:	d9e9      	bls.n	8000a68 <UB_VGA_FillScreen+0x10>
    }
  }
  return VGA_SUCCESS;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3710      	adds	r7, #16
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
VGA_Status UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
 8000aaa:	460b      	mov	r3, r1
 8000aac:	80bb      	strh	r3, [r7, #4]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) return VGA_ERROR_INVALID_COORDINATE;
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ab8:	d301      	bcc.n	8000abe <UB_VGA_SetPixel+0x1e>
 8000aba:	2301      	movs	r3, #1
 8000abc:	e010      	b.n	8000ae0 <UB_VGA_SetPixel+0x40>
  if(yp>=VGA_DISPLAY_Y) return VGA_ERROR_INVALID_COORDINATE;
 8000abe:	88bb      	ldrh	r3, [r7, #4]
 8000ac0:	2bef      	cmp	r3, #239	@ 0xef
 8000ac2:	d901      	bls.n	8000ac8 <UB_VGA_SetPixel+0x28>
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e00b      	b.n	8000ae0 <UB_VGA_SetPixel+0x40>

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8000ac8:	88ba      	ldrh	r2, [r7, #4]
 8000aca:	4613      	mov	r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	4413      	add	r3, r2
 8000ad0:	019b      	lsls	r3, r3, #6
 8000ad2:	441a      	add	r2, r3
 8000ad4:	88fb      	ldrh	r3, [r7, #6]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	4904      	ldr	r1, [pc, #16]	@ (8000aec <UB_VGA_SetPixel+0x4c>)
 8000ada:	78fa      	ldrb	r2, [r7, #3]
 8000adc:	54ca      	strb	r2, [r1, r3]

  return VGA_SUCCESS;
 8000ade:	2300      	movs	r3, #0
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr
 8000aec:	20000088 	.word	0x20000088

08000af0 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000af6:	2101      	movs	r1, #1
 8000af8:	2010      	movs	r0, #16
 8000afa:	f000 ff39 	bl	8001970 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 8000afe:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000b02:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000b04:	2301      	movs	r3, #1
 8000b06:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000b10:	2303      	movs	r3, #3
 8000b12:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000b14:	463b      	mov	r3, r7
 8000b16:	4619      	mov	r1, r3
 8000b18:	481d      	ldr	r0, [pc, #116]	@ (8000b90 <P_VGA_InitIO+0xa0>)
 8000b1a:	f000 fe51 	bl	80017c0 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b90 <P_VGA_InitIO+0xa0>)
 8000b20:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8000b24:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000b26:	2101      	movs	r1, #1
 8000b28:	2002      	movs	r0, #2
 8000b2a:	f000 ff21 	bl	8001970 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8000b2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000b32:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000b34:	2302      	movs	r3, #2
 8000b36:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8000b40:	2301      	movs	r3, #1
 8000b42:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000b44:	463b      	mov	r3, r7
 8000b46:	4619      	mov	r1, r3
 8000b48:	4812      	ldr	r0, [pc, #72]	@ (8000b94 <P_VGA_InitIO+0xa4>)
 8000b4a:	f000 fe39 	bl	80017c0 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8000b4e:	2201      	movs	r2, #1
 8000b50:	210b      	movs	r1, #11
 8000b52:	4810      	ldr	r0, [pc, #64]	@ (8000b94 <P_VGA_InitIO+0xa4>)
 8000b54:	f000 fec3 	bl	80018de <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000b58:	2101      	movs	r1, #1
 8000b5a:	2002      	movs	r0, #2
 8000b5c:	f000 ff08 	bl	8001970 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b64:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000b66:	2301      	movs	r3, #1
 8000b68:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000b72:	2303      	movs	r3, #3
 8000b74:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000b76:	463b      	mov	r3, r7
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4806      	ldr	r0, [pc, #24]	@ (8000b94 <P_VGA_InitIO+0xa4>)
 8000b7c:	f000 fe20 	bl	80017c0 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8000b80:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <P_VGA_InitIO+0xa4>)
 8000b82:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b86:	831a      	strh	r2, [r3, #24]
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40021000 	.word	0x40021000
 8000b94:	40020400 	.word	0x40020400

08000b98 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b088      	sub	sp, #32
 8000b9c:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f000 ff25 	bl	80019f0 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8000ba6:	2309      	movs	r3, #9
 8000ba8:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4827      	ldr	r0, [pc, #156]	@ (8000c5c <P_VGA_InitTIM+0xc4>)
 8000bbe:	f000 ff37 	bl	8001a30 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	f000 fef3 	bl	80019b0 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8000bca:	f240 73d1 	movw	r3, #2001	@ 0x7d1
 8000bce:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	4619      	mov	r1, r3
 8000be2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000be6:	f000 ff23 	bl	8001a30 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000bea:	2360      	movs	r3, #96	@ 0x60
 8000bec:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8000bf2:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000bf6:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8000bfc:	463b      	mov	r3, r7
 8000bfe:	4619      	mov	r1, r3
 8000c00:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c04:	f000 ffc0 	bl	8001b88 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000c08:	2108      	movs	r1, #8
 8000c0a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c0e:	f001 f8a9 	bl	8001d64 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000c12:	2360      	movs	r3, #96	@ 0x60
 8000c14:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000c16:	2301      	movs	r3, #1
 8000c18:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8000c1a:	23f0      	movs	r3, #240	@ 0xf0
 8000c1c:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8000c22:	463b      	mov	r3, r7
 8000c24:	4619      	mov	r1, r3
 8000c26:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c2a:	f001 f833 	bl	8001c94 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000c2e:	2108      	movs	r1, #8
 8000c30:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c34:	f001 f8b2 	bl	8001d9c <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8000c38:	2101      	movs	r1, #1
 8000c3a:	4808      	ldr	r0, [pc, #32]	@ (8000c5c <P_VGA_InitTIM+0xc4>)
 8000c3c:	f000 ff64 	bl	8001b08 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 8000c40:	2101      	movs	r1, #1
 8000c42:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c46:	f000 ff5f 	bl	8001b08 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c50:	f000 ff7a 	bl	8001b48 <TIM_Cmd>

}
 8000c54:	bf00      	nop
 8000c56:	3720      	adds	r7, #32
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40010000 	.word	0x40010000

08000c60 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8000c66:	2201      	movs	r2, #1
 8000c68:	2110      	movs	r1, #16
 8000c6a:	4812      	ldr	r0, [pc, #72]	@ (8000cb4 <P_VGA_InitINT+0x54>)
 8000c6c:	f000 fce8 	bl	8001640 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 8000c70:	2344      	movs	r3, #68	@ 0x44
 8000c72:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff fe46 	bl	8000914 <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2108      	movs	r1, #8
 8000c8c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000c90:	f001 f8a2 	bl	8001dd8 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000c94:	231c      	movs	r3, #28
 8000c96:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fe34 	bl	8000914 <NVIC_Init>
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40026488 	.word	0x40026488

08000cb8 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b090      	sub	sp, #64	@ 0x40
 8000cbc:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000cc4:	f000 fe54 	bl	8001970 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8000cc8:	2100      	movs	r1, #0
 8000cca:	481b      	ldr	r0, [pc, #108]	@ (8000d38 <P_VGA_InitDMA+0x80>)
 8000ccc:	f000 fc9c 	bl	8001608 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8000cd0:	4819      	ldr	r0, [pc, #100]	@ (8000d38 <P_VGA_InitDMA+0x80>)
 8000cd2:	f000 fb6d 	bl	80013b0 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8000cd6:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 8000cda:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 8000cdc:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <P_VGA_InitDMA+0x84>)
 8000cde:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8000ce0:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <P_VGA_InitDMA+0x88>)
 8000ce2:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8000ce4:	2340      	movs	r3, #64	@ 0x40
 8000ce6:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8000ce8:	f240 1341 	movw	r3, #321	@ 0x141
 8000cec:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000cf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cf6:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8000d04:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	637b      	str	r3, [r7, #52]	@ 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000d12:	2300      	movs	r3, #0
 8000d14:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000d16:	2300      	movs	r3, #0
 8000d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4806      	ldr	r0, [pc, #24]	@ (8000d38 <P_VGA_InitDMA+0x80>)
 8000d20:	f000 fc1a 	bl	8001558 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2a:	4806      	ldr	r0, [pc, #24]	@ (8000d44 <P_VGA_InitDMA+0x8c>)
 8000d2c:	f001 f889 	bl	8001e42 <TIM_DMACmd>
}
 8000d30:	bf00      	nop
 8000d32:	3740      	adds	r7, #64	@ 0x40
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40026488 	.word	0x40026488
 8000d3c:	40021015 	.word	0x40021015
 8000d40:	20000088 	.word	0x20000088
 8000d44:	40010000 	.word	0x40010000

08000d48 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8000d4c:	2108      	movs	r1, #8
 8000d4e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000d52:	f001 f865 	bl	8001e20 <TIM_ClearITPendingBit>
//  NVIC->ISPR[0] = 0x10000000;
//  NVIC->ICPR[0] = 0x10000000;
//  TIM2->SR = (uint16_t)~((uint16_t)0x0008);


  VGA.hsync_cnt++;
 8000d56:	4b26      	ldr	r3, [pc, #152]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d60:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 8000d62:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000d6a:	d905      	bls.n	8000d78 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8000d6c:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 8000d72:	4a20      	ldr	r2, [pc, #128]	@ (8000df4 <TIM2_IRQHandler+0xac>)
 8000d74:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d76:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d804      	bhi.n	8000d8a <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <TIM2_IRQHandler+0xb0>)
 8000d82:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d86:	835a      	strh	r2, [r3, #26]
 8000d88:	e003      	b.n	8000d92 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <TIM2_IRQHandler+0xb0>)
 8000d8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d90:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	2b23      	cmp	r3, #35	@ 0x23
 8000d98:	d927      	bls.n	8000dea <TIM2_IRQHandler+0xa2>
 8000d9a:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	f240 2202 	movw	r2, #514	@ 0x202
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d821      	bhi.n	8000dea <TIM2_IRQHandler+0xa2>
    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8000da6:	4a15      	ldr	r2, [pc, #84]	@ (8000dfc <TIM2_IRQHandler+0xb4>)
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	6013      	str	r3, [r2, #0]
    // set address
    DMA2_Stream5->M0AR=VGA.start_adr;
 8000dae:	4a13      	ldr	r2, [pc, #76]	@ (8000dfc <TIM2_IRQHandler+0xb4>)
 8000db0:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8000db6:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <TIM2_IRQHandler+0xb8>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	4a10      	ldr	r2, [pc, #64]	@ (8000e00 <TIM2_IRQHandler+0xb8>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8000dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000dfc <TIM2_IRQHandler+0xb4>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a0c      	ldr	r2, [pc, #48]	@ (8000dfc <TIM2_IRQHandler+0xb4>)
 8000dcc:	f043 0301 	orr.w	r3, r3, #1
 8000dd0:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d005      	beq.n	8000dea <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 8000dde:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8000de6:	4a02      	ldr	r2, [pc, #8]	@ (8000df0 <TIM2_IRQHandler+0xa8>)
 8000de8:	6053      	str	r3, [r2, #4]
    }
  }

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	2000007c 	.word	0x2000007c
 8000df4:	20000088 	.word	0x20000088
 8000df8:	40020400 	.word	0x40020400
 8000dfc:	40026488 	.word	0x40026488
 8000e00:	40010000 	.word	0x40010000

08000e04 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8000e08:	490d      	ldr	r1, [pc, #52]	@ (8000e40 <DMA2_Stream5_IRQHandler+0x3c>)
 8000e0a:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <DMA2_Stream5_IRQHandler+0x40>)
 8000e0c:	f000 fc52 	bl	80016b4 <DMA_GetITStatus>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d012      	beq.n	8000e3c <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8000e16:	490a      	ldr	r1, [pc, #40]	@ (8000e40 <DMA2_Stream5_IRQHandler+0x3c>)
 8000e18:	480a      	ldr	r0, [pc, #40]	@ (8000e44 <DMA2_Stream5_IRQHandler+0x40>)
 8000e1a:	f000 fca3 	bl	8001764 <DMA_ClearITPendingBit>
//    DMA2->HISR = 0x440;
//    DMA2->HISR = (uint32_t)(((uint32_t)0x20008800) & (uint32_t)0x0F7D0F7D );
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <DMA2_Stream5_IRQHandler+0x44>)
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	4a08      	ldr	r2, [pc, #32]	@ (8000e48 <DMA2_Stream5_IRQHandler+0x44>)
 8000e26:	f023 0301 	bic.w	r3, r3, #1
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 8000e2e:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <DMA2_Stream5_IRQHandler+0x40>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <DMA2_Stream5_IRQHandler+0x48>)
 8000e36:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8000e3a:	835a      	strh	r2, [r3, #26]
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20008800 	.word	0x20008800
 8000e44:	40026488 	.word	0x40026488
 8000e48:	40010000 	.word	0x40010000
 8000e4c:	40021000 	.word	0x40021000

08000e50 <P_VGA_DrawSinglePixelLine>:
    return VGA_SUCCESS;
}

// Internal helper function to draw a 1-pixel thick line
static void P_VGA_DrawSinglePixelLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color)
{
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b087      	sub	sp, #28
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4604      	mov	r4, r0
 8000e58:	4608      	mov	r0, r1
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4623      	mov	r3, r4
 8000e60:	80fb      	strh	r3, [r7, #6]
 8000e62:	4603      	mov	r3, r0
 8000e64:	80bb      	strh	r3, [r7, #4]
 8000e66:	460b      	mov	r3, r1
 8000e68:	807b      	strh	r3, [r7, #2]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	803b      	strh	r3, [r7, #0]
    int16_t dx = abs(x2 - x1);
 8000e6e:	887a      	ldrh	r2, [r7, #2]
 8000e70:	88fb      	ldrh	r3, [r7, #6]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	bfb8      	it	lt
 8000e78:	425b      	neglt	r3, r3
 8000e7a:	82bb      	strh	r3, [r7, #20]
    int16_t sx = x1 < x2 ? 1 : -1;
 8000e7c:	88fa      	ldrh	r2, [r7, #6]
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d201      	bcs.n	8000e88 <P_VGA_DrawSinglePixelLine+0x38>
 8000e84:	2301      	movs	r3, #1
 8000e86:	e001      	b.n	8000e8c <P_VGA_DrawSinglePixelLine+0x3c>
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	827b      	strh	r3, [r7, #18]
    int16_t dy = -abs(y2 - y1);
 8000e8e:	883a      	ldrh	r2, [r7, #0]
 8000e90:	88bb      	ldrh	r3, [r7, #4]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bfb8      	it	lt
 8000e98:	425b      	neglt	r3, r3
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	425b      	negs	r3, r3
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	823b      	strh	r3, [r7, #16]
    int16_t sy = y1 < y2 ? 1 : -1;
 8000ea2:	88ba      	ldrh	r2, [r7, #4]
 8000ea4:	883b      	ldrh	r3, [r7, #0]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d201      	bcs.n	8000eae <P_VGA_DrawSinglePixelLine+0x5e>
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e001      	b.n	8000eb2 <P_VGA_DrawSinglePixelLine+0x62>
 8000eae:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb2:	81fb      	strh	r3, [r7, #14]
    int16_t err = dx + dy;
 8000eb4:	8aba      	ldrh	r2, [r7, #20]
 8000eb6:	8a3b      	ldrh	r3, [r7, #16]
 8000eb8:	4413      	add	r3, r2
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	82fb      	strh	r3, [r7, #22]
    int16_t e2;

    for (;;) {
        UB_VGA_SetPixel(x1, y1, color);
 8000ebe:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000ec2:	88b9      	ldrh	r1, [r7, #4]
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fdea 	bl	8000aa0 <UB_VGA_SetPixel>
        if (x1 == x2 && y1 == y2) break;
 8000ecc:	88fa      	ldrh	r2, [r7, #6]
 8000ece:	887b      	ldrh	r3, [r7, #2]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d103      	bne.n	8000edc <P_VGA_DrawSinglePixelLine+0x8c>
 8000ed4:	88ba      	ldrh	r2, [r7, #4]
 8000ed6:	883b      	ldrh	r3, [r7, #0]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d022      	beq.n	8000f22 <P_VGA_DrawSinglePixelLine+0xd2>
        e2 = 2 * err;
 8000edc:	8afb      	ldrh	r3, [r7, #22]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	81bb      	strh	r3, [r7, #12]
        if (e2 >= dy) {
 8000ee4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ee8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	db08      	blt.n	8000f02 <P_VGA_DrawSinglePixelLine+0xb2>
            err += dy;
 8000ef0:	8afa      	ldrh	r2, [r7, #22]
 8000ef2:	8a3b      	ldrh	r3, [r7, #16]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	82fb      	strh	r3, [r7, #22]
            x1 += sx;
 8000efa:	8a7a      	ldrh	r2, [r7, #18]
 8000efc:	88fb      	ldrh	r3, [r7, #6]
 8000efe:	4413      	add	r3, r2
 8000f00:	80fb      	strh	r3, [r7, #6]
        }
        if (e2 <= dx) {
 8000f02:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000f06:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	dcd7      	bgt.n	8000ebe <P_VGA_DrawSinglePixelLine+0x6e>
            err += dx;
 8000f0e:	8afa      	ldrh	r2, [r7, #22]
 8000f10:	8abb      	ldrh	r3, [r7, #20]
 8000f12:	4413      	add	r3, r2
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	82fb      	strh	r3, [r7, #22]
            y1 += sy;
 8000f18:	89fa      	ldrh	r2, [r7, #14]
 8000f1a:	88bb      	ldrh	r3, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	80bb      	strh	r3, [r7, #4]
        UB_VGA_SetPixel(x1, y1, color);
 8000f20:	e7cd      	b.n	8000ebe <P_VGA_DrawSinglePixelLine+0x6e>
        if (x1 == x2 && y1 == y2) break;
 8000f22:	bf00      	nop
        }
    }
}
 8000f24:	bf00      	nop
 8000f26:	371c      	adds	r7, #28
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd90      	pop	{r4, r7, pc}

08000f2c <UB_VGA_DrawLine>:

VGA_Status UB_VGA_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color, uint8_t thickness)
{
 8000f2c:	b590      	push	{r4, r7, lr}
 8000f2e:	b089      	sub	sp, #36	@ 0x24
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	4604      	mov	r4, r0
 8000f34:	4608      	mov	r0, r1
 8000f36:	4611      	mov	r1, r2
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4623      	mov	r3, r4
 8000f3c:	80fb      	strh	r3, [r7, #6]
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80bb      	strh	r3, [r7, #4]
 8000f42:	460b      	mov	r3, r1
 8000f44:	807b      	strh	r3, [r7, #2]
 8000f46:	4613      	mov	r3, r2
 8000f48:	803b      	strh	r3, [r7, #0]
    if (thickness == 0) return VGA_ERROR_INVALID_PARAMETER;
 8000f4a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <UB_VGA_DrawLine+0x2a>
 8000f52:	2302      	movs	r3, #2
 8000f54:	e057      	b.n	8001006 <UB_VGA_DrawLine+0xda>

    // Calculate absolute difference for determining line steepness
    int16_t dx_abs = abs(x2 - x1);
 8000f56:	887a      	ldrh	r2, [r7, #2]
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	bfb8      	it	lt
 8000f60:	425b      	neglt	r3, r3
 8000f62:	827b      	strh	r3, [r7, #18]
    int16_t dy_abs = abs(y2 - y1);
 8000f64:	883a      	ldrh	r2, [r7, #0]
 8000f66:	88bb      	ldrh	r3, [r7, #4]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	bfb8      	it	lt
 8000f6e:	425b      	neglt	r3, r3
 8000f70:	823b      	strh	r3, [r7, #16]

    // Initial offset for centering the thick line
    int16_t offset_start = -(thickness / 2);
 8000f72:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f76:	085b      	lsrs	r3, r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	425b      	negs	r3, r3
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	81fb      	strh	r3, [r7, #14]

    // Draw multiple parallel lines
    for (int i = 0; i < thickness; i++) {
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	e039      	b.n	8000ffa <UB_VGA_DrawLine+0xce>
        if (dx_abs > dy_abs) { // Mostly horizontal line, offset vertically
 8000f86:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f8a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	dd18      	ble.n	8000fc4 <UB_VGA_DrawLine+0x98>
            P_VGA_DrawSinglePixelLine(x1, y1 + offset_start + i, x2, y2 + offset_start + i, color);
 8000f92:	89fa      	ldrh	r2, [r7, #14]
 8000f94:	88bb      	ldrh	r3, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4413      	add	r3, r2
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	89fa      	ldrh	r2, [r7, #14]
 8000fa4:	883b      	ldrh	r3, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	4413      	add	r3, r2
 8000fb0:	b29c      	uxth	r4, r3
 8000fb2:	887a      	ldrh	r2, [r7, #2]
 8000fb4:	88f8      	ldrh	r0, [r7, #6]
 8000fb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	4623      	mov	r3, r4
 8000fbe:	f7ff ff47 	bl	8000e50 <P_VGA_DrawSinglePixelLine>
 8000fc2:	e017      	b.n	8000ff4 <UB_VGA_DrawLine+0xc8>
        } else { // Mostly vertical line, offset horizontally
            P_VGA_DrawSinglePixelLine(x1 + offset_start + i, y1, x2 + offset_start + i, y2, color);
 8000fc4:	89fa      	ldrh	r2, [r7, #14]
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	4413      	add	r3, r2
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b298      	uxth	r0, r3
 8000fd4:	89fa      	ldrh	r2, [r7, #14]
 8000fd6:	887b      	ldrh	r3, [r7, #2]
 8000fd8:	4413      	add	r3, r2
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	883c      	ldrh	r4, [r7, #0]
 8000fe6:	88b9      	ldrh	r1, [r7, #4]
 8000fe8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	4623      	mov	r3, r4
 8000ff0:	f7ff ff2e 	bl	8000e50 <P_VGA_DrawSinglePixelLine>
    for (int i = 0; i < thickness; i++) {
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	429a      	cmp	r2, r3
 8001002:	dbc0      	blt.n	8000f86 <UB_VGA_DrawLine+0x5a>
        }
    }
    return VGA_SUCCESS;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	371c      	adds	r7, #28
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
	...

08001010 <UB_VGA_DrawText>:
    }
    return VGA_SUCCESS;
}

VGA_Status UB_VGA_DrawText(uint16_t x, uint16_t y, uint8_t color, const char* text, const char* font_name, uint8_t size, const char* style)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08e      	sub	sp, #56	@ 0x38
 8001014:	af00      	add	r7, sp, #0
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	4603      	mov	r3, r0
 800101a:	81fb      	strh	r3, [r7, #14]
 800101c:	460b      	mov	r3, r1
 800101e:	81bb      	strh	r3, [r7, #12]
 8001020:	4613      	mov	r3, r2
 8001022:	72fb      	strb	r3, [r7, #11]
    // --- 1. Font Selection (Simplified logic) ---
    const FontDef_t* font_def = NULL; // Default
 8001024:	2300      	movs	r3, #0
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
	bool font_found = false;
 8001028:	2300      	movs	r3, #0
 800102a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (font_name != NULL && *font_name != '\0') {
 800102e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001030:	2b00      	cmp	r3, #0
 8001032:	d02a      	beq.n	800108a <UB_VGA_DrawText+0x7a>
 8001034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d026      	beq.n	800108a <UB_VGA_DrawText+0x7a>
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 800103c:	2300      	movs	r3, #0
 800103e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001042:	e01c      	b.n	800107e <UB_VGA_DrawText+0x6e>
            if (strcmp(font_name, available_fonts[i].name) == 0) {
 8001044:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001048:	4a9d      	ldr	r2, [pc, #628]	@ (80012c0 <UB_VGA_DrawText+0x2b0>)
 800104a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800104e:	4619      	mov	r1, r3
 8001050:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001052:	f7ff f8b9 	bl	80001c8 <strcmp>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d10b      	bne.n	8001074 <UB_VGA_DrawText+0x64>
                font_def = available_fonts[i].font_def;
 800105c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001060:	4a97      	ldr	r2, [pc, #604]	@ (80012c0 <UB_VGA_DrawText+0x2b0>)
 8001062:	00db      	lsls	r3, r3, #3
 8001064:	4413      	add	r3, r2
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	637b      	str	r3, [r7, #52]	@ 0x34
				font_found = true;
 800106a:	2301      	movs	r3, #1
 800106c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 8001070:	bf00      	nop
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 8001072:	e00f      	b.n	8001094 <UB_VGA_DrawText+0x84>
 8001074:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001078:	3301      	adds	r3, #1
 800107a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800107e:	2204      	movs	r2, #4
 8001080:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001084:	4293      	cmp	r3, r2
 8001086:	d3dd      	bcc.n	8001044 <UB_VGA_DrawText+0x34>
 8001088:	e004      	b.n	8001094 <UB_VGA_DrawText+0x84>
            }
        }
    }
	else
	{
		font_def = available_fonts[0].font_def;
 800108a:	4b8e      	ldr	r3, [pc, #568]	@ (80012c4 <UB_VGA_DrawText+0x2b4>)
 800108c:	637b      	str	r3, [r7, #52]	@ 0x34
		font_found = true;
 800108e:	2301      	movs	r3, #1
 8001090:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	}

	if(!font_found) return VGA_ERROR_INVALID_PARAMETER;
 8001094:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001098:	f083 0301 	eor.w	r3, r3, #1
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <UB_VGA_DrawText+0x96>
 80010a2:	2302      	movs	r3, #2
 80010a4:	e180      	b.n	80013a8 <UB_VGA_DrawText+0x398>

    // --- 2. Style Parameters ---
    bool is_vet = (style != NULL && strcmp(style, "vet") == 0);
 80010a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d008      	beq.n	80010be <UB_VGA_DrawText+0xae>
 80010ac:	4986      	ldr	r1, [pc, #536]	@ (80012c8 <UB_VGA_DrawText+0x2b8>)
 80010ae:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80010b0:	f7ff f88a 	bl	80001c8 <strcmp>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <UB_VGA_DrawText+0xae>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <UB_VGA_DrawText+0xb0>
 80010be:	2300      	movs	r3, #0
 80010c0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80010c4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool is_italic = (style != NULL && strcmp(style, "cursief") == 0);
 80010d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d008      	beq.n	80010e8 <UB_VGA_DrawText+0xd8>
 80010d6:	497d      	ldr	r1, [pc, #500]	@ (80012cc <UB_VGA_DrawText+0x2bc>)
 80010d8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80010da:	f7ff f875 	bl	80001c8 <strcmp>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <UB_VGA_DrawText+0xd8>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <UB_VGA_DrawText+0xda>
 80010e8:	2300      	movs	r3, #0
 80010ea:	f887 3020 	strb.w	r3, [r7, #32]
 80010ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	f887 3020 	strb.w	r3, [r7, #32]
    if (size == 0) size = 1;
 80010fa:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d102      	bne.n	8001108 <UB_VGA_DrawText+0xf8>
 8001102:	2301      	movs	r3, #1
 8001104:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    uint16_t current_x = x;
 8001108:	89fb      	ldrh	r3, [r7, #14]
 800110a:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t current_y = y;
 800110c:	89bb      	ldrh	r3, [r7, #12]
 800110e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // --- 3. Draw Loop ---
    while (*text) {
 8001110:	e144      	b.n	800139c <UB_VGA_DrawText+0x38c>
        char character = *text++;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // Handle Control Characters
        if (character == '\n') {
 800111e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001122:	2b0a      	cmp	r3, #10
 8001124:	d110      	bne.n	8001148 <UB_VGA_DrawText+0x138>
            current_y += (font_def->height * size) + 2;
 8001126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	461a      	mov	r2, r3
 800112c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001130:	b29b      	uxth	r3, r3
 8001132:	fb12 f303 	smulbb	r3, r2, r3
 8001136:	b29a      	uxth	r2, r3
 8001138:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800113a:	4413      	add	r3, r2
 800113c:	b29b      	uxth	r3, r3
 800113e:	3302      	adds	r3, #2
 8001140:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 8001142:	89fb      	ldrh	r3, [r7, #14]
 8001144:	863b      	strh	r3, [r7, #48]	@ 0x30
            continue;
 8001146:	e129      	b.n	800139c <UB_VGA_DrawText+0x38c>
        }
        if (character == '\r') continue; // Often usually ignored or resets X
 8001148:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800114c:	2b0d      	cmp	r3, #13
 800114e:	f000 8124 	beq.w	800139a <UB_VGA_DrawText+0x38a>

        // Safe casting/mapping
        if ((unsigned char)character >= 128) character = '?';
 8001152:	f997 302d 	ldrsb.w	r3, [r7, #45]	@ 0x2d
 8001156:	2b00      	cmp	r3, #0
 8001158:	da02      	bge.n	8001160 <UB_VGA_DrawText+0x150>
 800115a:	233f      	movs	r3, #63	@ 0x3f
 800115c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // --- 4. Retrieve Font Data ---
        uint8_t char_width = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        const uint8_t* font_char_data = NULL;
 8001166:	2300      	movs	r3, #0
 8001168:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (font_def->chars == NULL) {
 800116a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10b      	bne.n	800118a <UB_VGA_DrawText+0x17a>
            // Fixed width assumption (Check if your array needs index * 5 here!)
            char_width = 5;
 8001172:	2305      	movs	r3, #5
 8001174:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_consolas_data[(uint8_t)character];
 8001178:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800117c:	4613      	mov	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	4a53      	ldr	r2, [pc, #332]	@ (80012d0 <UB_VGA_DrawText+0x2c0>)
 8001184:	4413      	add	r3, r2
 8001186:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001188:	e00d      	b.n	80011a6 <UB_VGA_DrawText+0x196>
        } else {
            // Proportional
            const FontChar_t* font_char = &font_def->chars[(uint8_t)character];
 800118a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001192:	00db      	lsls	r3, r3, #3
 8001194:	4413      	add	r3, r2
 8001196:	61fb      	str	r3, [r7, #28]
            char_width = font_char->width;
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_char->data;
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        // Fallback for missing char
        if (font_char_data == NULL) {
 80011a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d112      	bne.n	80011d2 <UB_VGA_DrawText+0x1c2>
             current_x += (char_width > 0 ? char_width : 5) * size;
 80011ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <UB_VGA_DrawText+0x1ac>
 80011b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	e000      	b.n	80011be <UB_VGA_DrawText+0x1ae>
 80011bc:	2305      	movs	r3, #5
 80011be:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80011c2:	b292      	uxth	r2, r2
 80011c4:	fb13 f302 	smulbb	r3, r3, r2
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80011cc:	4413      	add	r3, r2
 80011ce:	863b      	strh	r3, [r7, #48]	@ 0x30
             continue;
 80011d0:	e0e4      	b.n	800139c <UB_VGA_DrawText+0x38c>
        }

        // --- 5. Rendering ---
        // Pre-calculate spacing parameters outside the inner loops
        uint8_t block_width = is_vet ? (size + 1) : size;
 80011d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d004      	beq.n	80011e4 <UB_VGA_DrawText+0x1d4>
 80011da:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80011de:	3301      	adds	r3, #1
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	e001      	b.n	80011e8 <UB_VGA_DrawText+0x1d8>
 80011e4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80011e8:	76fb      	strb	r3, [r7, #27]

        for (uint8_t col = 0; col < char_width; col++) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011f0:	e096      	b.n	8001320 <UB_VGA_DrawText+0x310>
            uint8_t col_data = font_char_data[col];
 80011f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011f8:	4413      	add	r3, r2
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	767b      	strb	r3, [r7, #25]

            for (uint8_t row = 0; row < font_def->height; row++) {
 80011fe:	2300      	movs	r3, #0
 8001200:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001204:	e080      	b.n	8001308 <UB_VGA_DrawText+0x2f8>
                // Check if pixel is set (assuming LSB = top row)
                if ((col_data >> row) & 0x01) {
 8001206:	7e7a      	ldrb	r2, [r7, #25]
 8001208:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800120c:	fa42 f303 	asr.w	r3, r2, r3
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	2b00      	cmp	r3, #0
 8001216:	d072      	beq.n	80012fe <UB_VGA_DrawText+0x2ee>

                    // Italic Math
                    int16_t x_offset = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    if (is_italic) {
 800121c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00c      	beq.n	800123e <UB_VGA_DrawText+0x22e>
                        x_offset = (font_def->height - row) / 2 - 1;
 8001224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	0fda      	lsrs	r2, r3, #31
 8001232:	4413      	add	r3, r2
 8001234:	105b      	asrs	r3, r3, #1
 8001236:	b29b      	uxth	r3, r3
 8001238:	3b01      	subs	r3, #1
 800123a:	b29b      	uxth	r3, r3
 800123c:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    }

                    // Calculate absolute positions
                    int16_t draw_x = current_x + (col * size) + x_offset;
 800123e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001242:	b29a      	uxth	r2, r3
 8001244:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001248:	b29b      	uxth	r3, r3
 800124a:	fb12 f303 	smulbb	r3, r2, r3
 800124e:	b29a      	uxth	r2, r3
 8001250:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001252:	4413      	add	r3, r2
 8001254:	b29a      	uxth	r2, r3
 8001256:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001258:	4413      	add	r3, r2
 800125a:	b29b      	uxth	r3, r3
 800125c:	82fb      	strh	r3, [r7, #22]
                    int16_t draw_y = current_y + (row * size);
 800125e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001262:	b29a      	uxth	r2, r3
 8001264:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001268:	b29b      	uxth	r3, r3
 800126a:	fb12 f303 	smulbb	r3, r2, r3
 800126e:	b29a      	uxth	r2, r3
 8001270:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001272:	4413      	add	r3, r2
 8001274:	b29b      	uxth	r3, r3
 8001276:	82bb      	strh	r3, [r7, #20]
                    // OPTIMALISATIE TIP:
                    // Als je een functie UB_VGA_FillRect hebt, gebruik die hier!
                    // UB_VGA_FillRect(draw_x, draw_y, block_width, size, color);

                    // Anders, gebruik loops (met bounds check voor draw_x < 0):
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 8001278:	2300      	movs	r3, #0
 800127a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800127e:	e039      	b.n	80012f4 <UB_VGA_DrawText+0x2e4>
                        for(uint8_t bs = 0; bs < size; bs++) {
 8001280:	2300      	movs	r3, #0
 8001282:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001286:	e02a      	b.n	80012de <UB_VGA_DrawText+0x2ce>
                            if(draw_x + bw >= 0) { // Simple safety check
 8001288:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800128c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001290:	4413      	add	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	db1e      	blt.n	80012d4 <UB_VGA_DrawText+0x2c4>
                                if(UB_VGA_SetPixel(draw_x + bw, draw_y + bs, color) != VGA_SUCCESS) return VGA_ERROR_INVALID_COORDINATE;
 8001296:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800129a:	b29a      	uxth	r2, r3
 800129c:	8afb      	ldrh	r3, [r7, #22]
 800129e:	4413      	add	r3, r2
 80012a0:	b298      	uxth	r0, r3
 80012a2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	8abb      	ldrh	r3, [r7, #20]
 80012aa:	4413      	add	r3, r2
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	7afa      	ldrb	r2, [r7, #11]
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fbf5 	bl	8000aa0 <UB_VGA_SetPixel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d00b      	beq.n	80012d4 <UB_VGA_DrawText+0x2c4>
 80012bc:	2301      	movs	r3, #1
 80012be:	e073      	b.n	80013a8 <UB_VGA_DrawText+0x398>
 80012c0:	080029f8 	.word	0x080029f8
 80012c4:	0800244c 	.word	0x0800244c
 80012c8:	080021c0 	.word	0x080021c0
 80012cc:	080021c4 	.word	0x080021c4
 80012d0:	080021cc 	.word	0x080021cc
                        for(uint8_t bs = 0; bs < size; bs++) {
 80012d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80012d8:	3301      	adds	r3, #1
 80012da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80012de:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80012e2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d3ce      	bcc.n	8001288 <UB_VGA_DrawText+0x278>
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 80012ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012ee:	3301      	adds	r3, #1
 80012f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80012f4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80012f8:	7efb      	ldrb	r3, [r7, #27]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d3c0      	bcc.n	8001280 <UB_VGA_DrawText+0x270>
            for (uint8_t row = 0; row < font_def->height; row++) {
 80012fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001302:	3301      	adds	r3, #1
 8001304:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001310:	429a      	cmp	r2, r3
 8001312:	f4ff af78 	bcc.w	8001206 <UB_VGA_DrawText+0x1f6>
        for (uint8_t col = 0; col < char_width; col++) {
 8001316:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800131a:	3301      	adds	r3, #1
 800131c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001320:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001324:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001328:	429a      	cmp	r2, r3
 800132a:	f4ff af62 	bcc.w	80011f2 <UB_VGA_DrawText+0x1e2>
                }
            }
        }

        // --- 6. Advance Cursor ---
        uint8_t visual_width = char_width;
 800132e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001332:	76bb      	strb	r3, [r7, #26]
        // Bij italic wordt de letter visueel breder, maar de cursor moet niet
        // per se even ver opschuiven, anders krijg je gaten.
        // Ik heb de '+2' hier weggehaald tenzij je echt brede spacing wilt.
        // Wel +1 pixel spacing standaard.

        current_x += (visual_width * size) + size; // breedte + 1px spacing (geschaald)
 8001334:	7ebb      	ldrb	r3, [r7, #26]
 8001336:	b29b      	uxth	r3, r3
 8001338:	3301      	adds	r3, #1
 800133a:	b29a      	uxth	r2, r3
 800133c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001340:	b29b      	uxth	r3, r3
 8001342:	fb12 f303 	smulbb	r3, r2, r3
 8001346:	b29a      	uxth	r2, r3
 8001348:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800134a:	4413      	add	r3, r2
 800134c:	863b      	strh	r3, [r7, #48]	@ 0x30
        
        if (is_vet) current_x += size; // Extra ruimte voor vet
 800134e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <UB_VGA_DrawText+0x352>
 8001356:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800135a:	b29a      	uxth	r2, r3
 800135c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800135e:	4413      	add	r3, r2
 8001360:	863b      	strh	r3, [r7, #48]	@ 0x30

        // Wrap check
        if (current_x > VGA_DISPLAY_X - (char_width * size)) {
 8001362:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001364:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001368:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 800136c:	fb01 f303 	mul.w	r3, r1, r3
 8001370:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001374:	429a      	cmp	r2, r3
 8001376:	dd11      	ble.n	800139c <UB_VGA_DrawText+0x38c>
            current_y += (font_def->height * size) + 2;
 8001378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001382:	b29b      	uxth	r3, r3
 8001384:	fb12 f303 	smulbb	r3, r2, r3
 8001388:	b29a      	uxth	r2, r3
 800138a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800138c:	4413      	add	r3, r2
 800138e:	b29b      	uxth	r3, r3
 8001390:	3302      	adds	r3, #2
 8001392:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 8001394:	89fb      	ldrh	r3, [r7, #14]
 8001396:	863b      	strh	r3, [r7, #48]	@ 0x30
 8001398:	e000      	b.n	800139c <UB_VGA_DrawText+0x38c>
        if (character == '\r') continue; // Often usually ignored or resets X
 800139a:	bf00      	nop
    while (*text) {
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f47f aeb6 	bne.w	8001112 <UB_VGA_DrawText+0x102>
        }
    }
	return VGA_SUCCESS;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3738      	adds	r7, #56	@ 0x38
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 0201 	bic.w	r2, r3, #1
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2221      	movs	r2, #33	@ 0x21
 80013e6:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a46      	ldr	r2, [pc, #280]	@ (8001504 <DMA_DeInit+0x154>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d103      	bne.n	80013f8 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80013f0:	4b45      	ldr	r3, [pc, #276]	@ (8001508 <DMA_DeInit+0x158>)
 80013f2:	223d      	movs	r2, #61	@ 0x3d
 80013f4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80013f6:	e07e      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a44      	ldr	r2, [pc, #272]	@ (800150c <DMA_DeInit+0x15c>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d104      	bne.n	800140a <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8001400:	4b41      	ldr	r3, [pc, #260]	@ (8001508 <DMA_DeInit+0x158>)
 8001402:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001406:	609a      	str	r2, [r3, #8]
}
 8001408:	e075      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a40      	ldr	r2, [pc, #256]	@ (8001510 <DMA_DeInit+0x160>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d104      	bne.n	800141c <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8001412:	4b3d      	ldr	r3, [pc, #244]	@ (8001508 <DMA_DeInit+0x158>)
 8001414:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001418:	609a      	str	r2, [r3, #8]
}
 800141a:	e06c      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a3d      	ldr	r2, [pc, #244]	@ (8001514 <DMA_DeInit+0x164>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d104      	bne.n	800142e <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8001424:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <DMA_DeInit+0x158>)
 8001426:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 800142a:	609a      	str	r2, [r3, #8]
}
 800142c:	e063      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a39      	ldr	r2, [pc, #228]	@ (8001518 <DMA_DeInit+0x168>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d103      	bne.n	800143e <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8001436:	4b34      	ldr	r3, [pc, #208]	@ (8001508 <DMA_DeInit+0x158>)
 8001438:	4a38      	ldr	r2, [pc, #224]	@ (800151c <DMA_DeInit+0x16c>)
 800143a:	60da      	str	r2, [r3, #12]
}
 800143c:	e05b      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a37      	ldr	r2, [pc, #220]	@ (8001520 <DMA_DeInit+0x170>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d103      	bne.n	800144e <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8001446:	4b30      	ldr	r3, [pc, #192]	@ (8001508 <DMA_DeInit+0x158>)
 8001448:	4a36      	ldr	r2, [pc, #216]	@ (8001524 <DMA_DeInit+0x174>)
 800144a:	60da      	str	r2, [r3, #12]
}
 800144c:	e053      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a35      	ldr	r2, [pc, #212]	@ (8001528 <DMA_DeInit+0x178>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d103      	bne.n	800145e <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8001456:	4b2c      	ldr	r3, [pc, #176]	@ (8001508 <DMA_DeInit+0x158>)
 8001458:	4a34      	ldr	r2, [pc, #208]	@ (800152c <DMA_DeInit+0x17c>)
 800145a:	60da      	str	r2, [r3, #12]
}
 800145c:	e04b      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a33      	ldr	r2, [pc, #204]	@ (8001530 <DMA_DeInit+0x180>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d104      	bne.n	8001470 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001466:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <DMA_DeInit+0x158>)
 8001468:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 800146c:	60da      	str	r2, [r3, #12]
}
 800146e:	e042      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a30      	ldr	r2, [pc, #192]	@ (8001534 <DMA_DeInit+0x184>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d103      	bne.n	8001480 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001478:	4b2f      	ldr	r3, [pc, #188]	@ (8001538 <DMA_DeInit+0x188>)
 800147a:	223d      	movs	r2, #61	@ 0x3d
 800147c:	609a      	str	r2, [r3, #8]
}
 800147e:	e03a      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a2e      	ldr	r2, [pc, #184]	@ (800153c <DMA_DeInit+0x18c>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d104      	bne.n	8001492 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001488:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <DMA_DeInit+0x188>)
 800148a:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 800148e:	609a      	str	r2, [r3, #8]
}
 8001490:	e031      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a2a      	ldr	r2, [pc, #168]	@ (8001540 <DMA_DeInit+0x190>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d104      	bne.n	80014a4 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 800149a:	4b27      	ldr	r3, [pc, #156]	@ (8001538 <DMA_DeInit+0x188>)
 800149c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 80014a0:	609a      	str	r2, [r3, #8]
}
 80014a2:	e028      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a27      	ldr	r2, [pc, #156]	@ (8001544 <DMA_DeInit+0x194>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d104      	bne.n	80014b6 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80014ac:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <DMA_DeInit+0x188>)
 80014ae:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 80014b2:	609a      	str	r2, [r3, #8]
}
 80014b4:	e01f      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a23      	ldr	r2, [pc, #140]	@ (8001548 <DMA_DeInit+0x198>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d103      	bne.n	80014c6 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80014be:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <DMA_DeInit+0x188>)
 80014c0:	4a16      	ldr	r2, [pc, #88]	@ (800151c <DMA_DeInit+0x16c>)
 80014c2:	60da      	str	r2, [r3, #12]
}
 80014c4:	e017      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a20      	ldr	r2, [pc, #128]	@ (800154c <DMA_DeInit+0x19c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d103      	bne.n	80014d6 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80014ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <DMA_DeInit+0x188>)
 80014d0:	4a14      	ldr	r2, [pc, #80]	@ (8001524 <DMA_DeInit+0x174>)
 80014d2:	60da      	str	r2, [r3, #12]
}
 80014d4:	e00f      	b.n	80014f6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001550 <DMA_DeInit+0x1a0>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d103      	bne.n	80014e6 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <DMA_DeInit+0x188>)
 80014e0:	4a12      	ldr	r2, [pc, #72]	@ (800152c <DMA_DeInit+0x17c>)
 80014e2:	60da      	str	r2, [r3, #12]
}
 80014e4:	e007      	b.n	80014f6 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001554 <DMA_DeInit+0x1a4>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d103      	bne.n	80014f6 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <DMA_DeInit+0x188>)
 80014f0:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 80014f4:	60da      	str	r2, [r3, #12]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40026010 	.word	0x40026010
 8001508:	40026000 	.word	0x40026000
 800150c:	40026028 	.word	0x40026028
 8001510:	40026040 	.word	0x40026040
 8001514:	40026058 	.word	0x40026058
 8001518:	40026070 	.word	0x40026070
 800151c:	2000003d 	.word	0x2000003d
 8001520:	40026088 	.word	0x40026088
 8001524:	20000f40 	.word	0x20000f40
 8001528:	400260a0 	.word	0x400260a0
 800152c:	203d0000 	.word	0x203d0000
 8001530:	400260b8 	.word	0x400260b8
 8001534:	40026410 	.word	0x40026410
 8001538:	40026400 	.word	0x40026400
 800153c:	40026428 	.word	0x40026428
 8001540:	40026440 	.word	0x40026440
 8001544:	40026458 	.word	0x40026458
 8001548:	40026470 	.word	0x40026470
 800154c:	40026488 	.word	0x40026488
 8001550:	400264a0 	.word	0x400264a0
 8001554:	400264b8 	.word	0x400264b8

08001558 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4b25      	ldr	r3, [pc, #148]	@ (8001604 <DMA_Init+0xac>)
 8001570:	4013      	ands	r3, r2
 8001572:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001582:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800158e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800159a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80015a6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f023 0307 	bic.w	r3, r3, #7
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d0:	4313      	orrs	r3, r2
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	691a      	ldr	r2, [r3, #16]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	689a      	ldr	r2, [r3, #8]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	60da      	str	r2, [r3, #12]
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	f01c803f 	.word	0xf01c803f

08001608 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001614:	78fb      	ldrb	r3, [r7, #3]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d006      	beq.n	8001628 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f043 0201 	orr.w	r2, r3, #1
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8001626:	e005      	b.n	8001634 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f023 0201 	bic.w	r2, r3, #1
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	601a      	str	r2, [r3, #0]
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	4613      	mov	r3, r2
 800164c:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001654:	2b00      	cmp	r3, #0
 8001656:	d00f      	beq.n	8001678 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d006      	beq.n	800166c <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	695b      	ldr	r3, [r3, #20]
 8001662:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	615a      	str	r2, [r3, #20]
 800166a:	e005      	b.n	8001678 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	2b80      	cmp	r3, #128	@ 0x80
 800167c:	d014      	beq.n	80016a8 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d008      	beq.n	8001696 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	f003 031e 	and.w	r3, r3, #30
 800168e:	431a      	orrs	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8001694:	e008      	b.n	80016a8 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	f003 031e 	and.w	r3, r3, #30
 80016a0:	43db      	mvns	r3, r3
 80016a2:	401a      	ands	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	bf00      	nop
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a22      	ldr	r2, [pc, #136]	@ (8001758 <DMA_GetITStatus+0xa4>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d802      	bhi.n	80016d8 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80016d2:	4b22      	ldr	r3, [pc, #136]	@ (800175c <DMA_GetITStatus+0xa8>)
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	e001      	b.n	80016dc <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80016d8:	4b21      	ldr	r3, [pc, #132]	@ (8001760 <DMA_GetITStatus+0xac>)
 80016da:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 80016e2:	f023 13c3 	bic.w	r3, r3, #12779715	@ 0xc300c3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00a      	beq.n	8001700 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	0adb      	lsrs	r3, r3, #11
 80016ee:	f003 031e 	and.w	r3, r3, #30
 80016f2:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	4013      	ands	r3, r2
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	e004      	b.n	800170a <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	695b      	ldr	r3, [r3, #20]
 8001704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001708:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	e002      	b.n	8001722 <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001728:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 800172c:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d005      	beq.n	8001744 <DMA_GetITStatus+0x90>
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 800173e:	2301      	movs	r3, #1
 8001740:	75fb      	strb	r3, [r7, #23]
 8001742:	e001      	b.n	8001748 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8001744:	2300      	movs	r3, #0
 8001746:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8001748:	7dfb      	ldrb	r3, [r7, #23]
}
 800174a:	4618      	mov	r0, r3
 800174c:	371c      	adds	r7, #28
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	4002640f 	.word	0x4002640f
 800175c:	40026000 	.word	0x40026000
 8001760:	40026400 	.word	0x40026400

08001764 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a10      	ldr	r2, [pc, #64]	@ (80017b4 <DMA_ClearITPendingBit+0x50>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d802      	bhi.n	800177c <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <DMA_ClearITPendingBit+0x54>)
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	e001      	b.n	8001780 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800177c:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <DMA_ClearITPendingBit+0x58>)
 800177e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001790:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8001798:	e006      	b.n	80017a8 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 80017a0:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	6093      	str	r3, [r2, #8]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	4002640f 	.word	0x4002640f
 80017b8:	40026000 	.word	0x40026000
 80017bc:	40026400 	.word	0x40026400

080017c0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b087      	sub	sp, #28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e076      	b.n	80018ca <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80017dc:	2201      	movs	r2, #1
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d165      	bne.n	80018c4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	2103      	movs	r1, #3
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	401a      	ands	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	791b      	ldrb	r3, [r3, #4]
 8001816:	4619      	mov	r1, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	791b      	ldrb	r3, [r3, #4]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d003      	beq.n	8001836 <GPIO_Init+0x76>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	791b      	ldrb	r3, [r3, #4]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d12e      	bne.n	8001894 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	2103      	movs	r1, #3
 8001840:	fa01 f303 	lsl.w	r3, r1, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	401a      	ands	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	795b      	ldrb	r3, [r3, #5]
 8001854:	4619      	mov	r1, r3
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	b29b      	uxth	r3, r3
 800186c:	4619      	mov	r1, r3
 800186e:	2301      	movs	r3, #1
 8001870:	408b      	lsls	r3, r1
 8001872:	43db      	mvns	r3, r3
 8001874:	401a      	ands	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	7992      	ldrb	r2, [r2, #6]
 8001882:	4611      	mov	r1, r2
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	b292      	uxth	r2, r2
 8001888:	fa01 f202 	lsl.w	r2, r1, r2
 800188c:	b292      	uxth	r2, r2
 800188e:	431a      	orrs	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	b29b      	uxth	r3, r3
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2103      	movs	r1, #3
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	401a      	ands	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	79db      	ldrb	r3, [r3, #7]
 80018b4:	4619      	mov	r1, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	3301      	adds	r3, #1
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d985      	bls.n	80017dc <GPIO_Init+0x1c>
    }
  }
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	371c      	adds	r7, #28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	460b      	mov	r3, r1
 80018e8:	807b      	strh	r3, [r7, #2]
 80018ea:	4613      	mov	r3, r2
 80018ec:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80018f6:	787a      	ldrb	r2, [r7, #1]
 80018f8:	887b      	ldrh	r3, [r7, #2]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001906:	887b      	ldrh	r3, [r7, #2]
 8001908:	08db      	lsrs	r3, r3, #3
 800190a:	b29b      	uxth	r3, r3
 800190c:	461a      	mov	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3208      	adds	r2, #8
 8001912:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001916:	887b      	ldrh	r3, [r7, #2]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	210f      	movs	r1, #15
 8001920:	fa01 f303 	lsl.w	r3, r1, r3
 8001924:	43db      	mvns	r3, r3
 8001926:	8879      	ldrh	r1, [r7, #2]
 8001928:	08c9      	lsrs	r1, r1, #3
 800192a:	b289      	uxth	r1, r1
 800192c:	4608      	mov	r0, r1
 800192e:	ea02 0103 	and.w	r1, r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f100 0208 	add.w	r2, r0, #8
 8001938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800193c:	887b      	ldrh	r3, [r7, #2]
 800193e:	08db      	lsrs	r3, r3, #3
 8001940:	b29b      	uxth	r3, r3
 8001942:	461a      	mov	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3208      	adds	r2, #8
 8001948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	4313      	orrs	r3, r2
 8001950:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	08db      	lsrs	r3, r3, #3
 8001956:	b29b      	uxth	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3208      	adds	r2, #8
 800195e:	68b9      	ldr	r1, [r7, #8]
 8001960:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d006      	beq.n	8001990 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001982:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001986:	4909      	ldr	r1, [pc, #36]	@ (80019ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4313      	orrs	r3, r2
 800198c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800198e:	e006      	b.n	800199e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <RCC_AHB1PeriphClockCmd+0x3c>)
 8001992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	43db      	mvns	r3, r3
 8001998:	4904      	ldr	r1, [pc, #16]	@ (80019ac <RCC_AHB1PeriphClockCmd+0x3c>)
 800199a:	4013      	ands	r3, r2
 800199c:	630b      	str	r3, [r1, #48]	@ 0x30
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800

080019b0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d006      	beq.n	80019d0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80019c2:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <RCC_APB1PeriphClockCmd+0x3c>)
 80019c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019c6:	4909      	ldr	r1, [pc, #36]	@ (80019ec <RCC_APB1PeriphClockCmd+0x3c>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	640b      	str	r3, [r1, #64]	@ 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80019ce:	e006      	b.n	80019de <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80019d0:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <RCC_APB1PeriphClockCmd+0x3c>)
 80019d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	4904      	ldr	r1, [pc, #16]	@ (80019ec <RCC_APB1PeriphClockCmd+0x3c>)
 80019da:	4013      	ands	r3, r2
 80019dc:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40023800 	.word	0x40023800

080019f0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d006      	beq.n	8001a10 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001a02:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <RCC_APB2PeriphClockCmd+0x3c>)
 8001a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a06:	4909      	ldr	r1, [pc, #36]	@ (8001a2c <RCC_APB2PeriphClockCmd+0x3c>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	644b      	str	r3, [r1, #68]	@ 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001a0e:	e006      	b.n	8001a1e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <RCC_APB2PeriphClockCmd+0x3c>)
 8001a12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	4904      	ldr	r1, [pc, #16]	@ (8001a2c <RCC_APB2PeriphClockCmd+0x3c>)
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40023800 	.word	0x40023800

08001a30 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a29      	ldr	r2, [pc, #164]	@ (8001aec <TIM_TimeBaseInit+0xbc>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d013      	beq.n	8001a74 <TIM_TimeBaseInit+0x44>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a28      	ldr	r2, [pc, #160]	@ (8001af0 <TIM_TimeBaseInit+0xc0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d00f      	beq.n	8001a74 <TIM_TimeBaseInit+0x44>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a5a:	d00b      	beq.n	8001a74 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a25      	ldr	r2, [pc, #148]	@ (8001af4 <TIM_TimeBaseInit+0xc4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d007      	beq.n	8001a74 <TIM_TimeBaseInit+0x44>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a24      	ldr	r2, [pc, #144]	@ (8001af8 <TIM_TimeBaseInit+0xc8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d003      	beq.n	8001a74 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a23      	ldr	r2, [pc, #140]	@ (8001afc <TIM_TimeBaseInit+0xcc>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d108      	bne.n	8001a86 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001a74:	89fb      	ldrh	r3, [r7, #14]
 8001a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a7a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	885a      	ldrh	r2, [r3, #2]
 8001a80:	89fb      	ldrh	r3, [r7, #14]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a1d      	ldr	r2, [pc, #116]	@ (8001b00 <TIM_TimeBaseInit+0xd0>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d00c      	beq.n	8001aa8 <TIM_TimeBaseInit+0x78>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a1c      	ldr	r2, [pc, #112]	@ (8001b04 <TIM_TimeBaseInit+0xd4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d008      	beq.n	8001aa8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001a96:	89fb      	ldrh	r3, [r7, #14]
 8001a98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a9c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	891a      	ldrh	r2, [r3, #8]
 8001aa2:	89fb      	ldrh	r3, [r7, #14]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	89fa      	ldrh	r2, [r7, #14]
 8001aac:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	881a      	ldrh	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <TIM_TimeBaseInit+0xbc>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d003      	beq.n	8001ace <TIM_TimeBaseInit+0x9e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a09      	ldr	r2, [pc, #36]	@ (8001af0 <TIM_TimeBaseInit+0xc0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d104      	bne.n	8001ad8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	7a9b      	ldrb	r3, [r3, #10]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	829a      	strh	r2, [r3, #20]
}
 8001ade:	bf00      	nop
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40010000 	.word	0x40010000
 8001af0:	40010400 	.word	0x40010400
 8001af4:	40000400 	.word	0x40000400
 8001af8:	40000800 	.word	0x40000800
 8001afc:	40000c00 	.word	0x40000c00
 8001b00:	40001000 	.word	0x40001000
 8001b04:	40001400 	.word	0x40001400

08001b08 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d008      	beq.n	8001b2c <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8001b2a:	e007      	b.n	8001b3c <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	801a      	strh	r2, [r3, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d008      	beq.n	8001b6c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001b6a:	e007      	b.n	8001b7c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	f023 0301 	bic.w	r3, r3, #1
 8001b76:	b29a      	uxth	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	801a      	strh	r2, [r3, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	817b      	strh	r3, [r7, #10]
 8001b96:	2300      	movs	r3, #0
 8001b98:	81fb      	strh	r3, [r7, #14]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	8c1b      	ldrh	r3, [r3, #32]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	8c1b      	ldrh	r3, [r3, #32]
 8001bb2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	889b      	ldrh	r3, [r3, #4]
 8001bb8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	8b9b      	ldrh	r3, [r3, #28]
 8001bbe:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8001bc0:	897b      	ldrh	r3, [r7, #10]
 8001bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bc6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001bc8:	897b      	ldrh	r3, [r7, #10]
 8001bca:	f023 0303 	bic.w	r3, r3, #3
 8001bce:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	881a      	ldrh	r2, [r3, #0]
 8001bd4:	897b      	ldrh	r3, [r7, #10]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001bda:	89fb      	ldrh	r3, [r7, #14]
 8001bdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001be0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	899b      	ldrh	r3, [r3, #12]
 8001be6:	021b      	lsls	r3, r3, #8
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	89fb      	ldrh	r3, [r7, #14]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	885b      	ldrh	r3, [r3, #2]
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	89fb      	ldrh	r3, [r7, #14]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a22      	ldr	r2, [pc, #136]	@ (8001c8c <TIM_OC3Init+0x104>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d003      	beq.n	8001c0e <TIM_OC3Init+0x86>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <TIM_OC3Init+0x108>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d12b      	bne.n	8001c66 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001c0e:	89fb      	ldrh	r3, [r7, #14]
 8001c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001c14:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	89db      	ldrh	r3, [r3, #14]
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	89fb      	ldrh	r3, [r7, #14]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001c24:	89fb      	ldrh	r3, [r7, #14]
 8001c26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001c2a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	889b      	ldrh	r3, [r3, #4]
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	89fb      	ldrh	r3, [r7, #14]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8001c3a:	89bb      	ldrh	r3, [r7, #12]
 8001c3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c40:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001c42:	89bb      	ldrh	r3, [r7, #12]
 8001c44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001c48:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	8a1b      	ldrh	r3, [r3, #16]
 8001c4e:	011b      	lsls	r3, r3, #4
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	89bb      	ldrh	r3, [r7, #12]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	8a5b      	ldrh	r3, [r3, #18]
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	89bb      	ldrh	r3, [r7, #12]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	89ba      	ldrh	r2, [r7, #12]
 8001c6a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	897a      	ldrh	r2, [r7, #10]
 8001c70:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	89fa      	ldrh	r2, [r7, #14]
 8001c7e:	841a      	strh	r2, [r3, #32]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40010000 	.word	0x40010000
 8001c90:	40010400 	.word	0x40010400

08001c94 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	81bb      	strh	r3, [r7, #12]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	817b      	strh	r3, [r7, #10]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	8c1b      	ldrh	r3, [r3, #32]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	8c1b      	ldrh	r3, [r3, #32]
 8001cbe:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	889b      	ldrh	r3, [r3, #4]
 8001cc4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	8b9b      	ldrh	r3, [r3, #28]
 8001cca:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8001ccc:	89bb      	ldrh	r3, [r7, #12]
 8001cce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001cd2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001cd4:	89bb      	ldrh	r3, [r7, #12]
 8001cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cda:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	021b      	lsls	r3, r3, #8
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	89bb      	ldrh	r3, [r7, #12]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001cea:	897b      	ldrh	r3, [r7, #10]
 8001cec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001cf0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	899b      	ldrh	r3, [r3, #12]
 8001cf6:	031b      	lsls	r3, r3, #12
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	897b      	ldrh	r3, [r7, #10]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	885b      	ldrh	r3, [r3, #2]
 8001d04:	031b      	lsls	r3, r3, #12
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	897b      	ldrh	r3, [r7, #10]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a12      	ldr	r2, [pc, #72]	@ (8001d5c <TIM_OC4Init+0xc8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d003      	beq.n	8001d1e <TIM_OC4Init+0x8a>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a11      	ldr	r2, [pc, #68]	@ (8001d60 <TIM_OC4Init+0xcc>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d10a      	bne.n	8001d34 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001d1e:	89fb      	ldrh	r3, [r7, #14]
 8001d20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d24:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	8a1b      	ldrh	r3, [r3, #16]
 8001d2a:	019b      	lsls	r3, r3, #6
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	89fb      	ldrh	r3, [r7, #14]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	89fa      	ldrh	r2, [r7, #14]
 8001d38:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	89ba      	ldrh	r2, [r7, #12]
 8001d3e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	897a      	ldrh	r2, [r7, #10]
 8001d4c:	841a      	strh	r2, [r3, #32]
}
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40010400 	.word	0x40010400

08001d64 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	8b9b      	ldrh	r3, [r3, #28]
 8001d78:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001d7a:	89fb      	ldrh	r3, [r7, #14]
 8001d7c:	f023 0308 	bic.w	r3, r3, #8
 8001d80:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001d82:	89fa      	ldrh	r2, [r7, #14]
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	89fa      	ldrh	r2, [r7, #14]
 8001d8e:	839a      	strh	r2, [r3, #28]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	8b9b      	ldrh	r3, [r3, #28]
 8001db0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001db2:	89fb      	ldrh	r3, [r7, #14]
 8001db4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001db8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001dba:	887b      	ldrh	r3, [r7, #2]
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	89fb      	ldrh	r3, [r7, #14]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	89fa      	ldrh	r2, [r7, #14]
 8001dca:	839a      	strh	r2, [r3, #28]
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	807b      	strh	r3, [r7, #2]
 8001de4:	4613      	mov	r3, r2
 8001de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001de8:	787b      	ldrb	r3, [r7, #1]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d008      	beq.n	8001e00 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	899b      	ldrh	r3, [r3, #12]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001dfe:	e009      	b.n	8001e14 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	899b      	ldrh	r3, [r3, #12]
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	819a      	strh	r2, [r3, #12]
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001e2c:	887b      	ldrh	r3, [r7, #2]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	821a      	strh	r2, [r3, #16]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	807b      	strh	r3, [r7, #2]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001e52:	787b      	ldrb	r3, [r7, #1]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	899b      	ldrh	r3, [r3, #12]
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	887b      	ldrh	r3, [r7, #2]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8001e68:	e009      	b.n	8001e7e <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	899b      	ldrh	r3, [r3, #12]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	43db      	mvns	r3, r3
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	4013      	ands	r3, r2
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	819a      	strh	r2, [r3, #12]
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001e90:	4b12      	ldr	r3, [pc, #72]	@ (8001edc <SystemInit+0x50>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a11      	ldr	r2, [pc, #68]	@ (8001edc <SystemInit+0x50>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001edc <SystemInit+0x50>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8001edc <SystemInit+0x50>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8001edc <SystemInit+0x50>)
 8001ea8:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001eac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eb0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <SystemInit+0x50>)
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee0 <SystemInit+0x54>)
 8001eb6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001eb8:	4b08      	ldr	r3, [pc, #32]	@ (8001edc <SystemInit+0x50>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a07      	ldr	r2, [pc, #28]	@ (8001edc <SystemInit+0x50>)
 8001ebe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ec2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <SystemInit+0x50>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001eca:	f000 f80d 	bl	8001ee8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ece:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <SystemInit+0x58>)
 8001ed0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ed4:	609a      	str	r2, [r3, #8]
#endif
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	24003010 	.word	0x24003010
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	603b      	str	r3, [r7, #0]

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001ef6:	4b36      	ldr	r3, [pc, #216]	@ (8001fd0 <SetSysClock+0xe8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a35      	ldr	r2, [pc, #212]	@ (8001fd0 <SetSysClock+0xe8>)
 8001efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f00:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f02:	4b33      	ldr	r3, [pc, #204]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d103      	bne.n	8001f20 <SetSysClock+0x38>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001f1e:	d1f0      	bne.n	8001f02 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f20:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d002      	beq.n	8001f32 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	e001      	b.n	8001f36 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001f32:	2300      	movs	r3, #0
 8001f34:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d142      	bne.n	8001fc2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001f3c:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f40:	4a23      	ldr	r2, [pc, #140]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_PMODE;
 8001f48:	4b22      	ldr	r3, [pc, #136]	@ (8001fd4 <SetSysClock+0xec>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a21      	ldr	r2, [pc, #132]	@ (8001fd4 <SetSysClock+0xec>)
 8001f4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f52:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001f54:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f56:	4a1e      	ldr	r2, [pc, #120]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	6093      	str	r3, [r2, #8]

    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	4a1b      	ldr	r2, [pc, #108]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f66:	6093      	str	r3, [r2, #8]

    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001f68:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	4a18      	ldr	r2, [pc, #96]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f6e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8001f72:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001f74:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f76:	4a18      	ldr	r2, [pc, #96]	@ (8001fd8 <SetSysClock+0xf0>)
 8001f78:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a14      	ldr	r2, [pc, #80]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f80:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f84:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001f86:	bf00      	nop
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f9      	beq.n	8001f88 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <SetSysClock+0xf4>)
 8001f96:	f240 6205 	movw	r2, #1541	@ 0x605
 8001f9a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <SetSysClock+0xe8>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd0 <SetSysClock+0xe8>)
 8001fa2:	f023 0303 	bic.w	r3, r3, #3
 8001fa6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001fa8:	4b09      	ldr	r3, [pc, #36]	@ (8001fd0 <SetSysClock+0xe8>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4a08      	ldr	r2, [pc, #32]	@ (8001fd0 <SetSysClock+0xe8>)
 8001fae:	f043 0302 	orr.w	r3, r3, #2
 8001fb2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001fb4:	bf00      	nop
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <SetSysClock+0xe8>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d1f9      	bne.n	8001fb6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40007000 	.word	0x40007000
 8001fd8:	03437e04 	.word	0x03437e04
 8001fdc:	40023c00 	.word	0x40023c00

08001fe0 <Reset_Handler>:
 8001fe0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002018 <LoopFillZerobss+0x14>
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	e003      	b.n	8001ff0 <LoopCopyDataInit>

08001fe8 <CopyDataInit>:
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800201c <LoopFillZerobss+0x18>)
 8001fea:	585b      	ldr	r3, [r3, r1]
 8001fec:	5043      	str	r3, [r0, r1]
 8001fee:	3104      	adds	r1, #4

08001ff0 <LoopCopyDataInit>:
 8001ff0:	480b      	ldr	r0, [pc, #44]	@ (8002020 <LoopFillZerobss+0x1c>)
 8001ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8002024 <LoopFillZerobss+0x20>)
 8001ff4:	1842      	adds	r2, r0, r1
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d3f6      	bcc.n	8001fe8 <CopyDataInit>
 8001ffa:	4a0b      	ldr	r2, [pc, #44]	@ (8002028 <LoopFillZerobss+0x24>)
 8001ffc:	e002      	b.n	8002004 <LoopFillZerobss>

08001ffe <FillZerobss>:
 8001ffe:	2300      	movs	r3, #0
 8002000:	f842 3b04 	str.w	r3, [r2], #4

08002004 <LoopFillZerobss>:
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <LoopFillZerobss+0x28>)
 8002006:	429a      	cmp	r2, r3
 8002008:	d3f9      	bcc.n	8001ffe <FillZerobss>
 800200a:	f7ff ff3f 	bl	8001e8c <SystemInit>
 800200e:	f000 f811 	bl	8002034 <__libc_init_array>
 8002012:	f7fe fc17 	bl	8000844 <main>
 8002016:	4770      	bx	lr
 8002018:	20020000 	.word	0x20020000
 800201c:	08002a28 	.word	0x08002a28
 8002020:	20000000 	.word	0x20000000
 8002024:	20000060 	.word	0x20000060
 8002028:	20000060 	.word	0x20000060
 800202c:	20012d78 	.word	0x20012d78

08002030 <ADC_IRQHandler>:
 8002030:	e7fe      	b.n	8002030 <ADC_IRQHandler>
	...

08002034 <__libc_init_array>:
 8002034:	b570      	push	{r4, r5, r6, lr}
 8002036:	4d0d      	ldr	r5, [pc, #52]	@ (800206c <__libc_init_array+0x38>)
 8002038:	4c0d      	ldr	r4, [pc, #52]	@ (8002070 <__libc_init_array+0x3c>)
 800203a:	1b64      	subs	r4, r4, r5
 800203c:	10a4      	asrs	r4, r4, #2
 800203e:	2600      	movs	r6, #0
 8002040:	42a6      	cmp	r6, r4
 8002042:	d109      	bne.n	8002058 <__libc_init_array+0x24>
 8002044:	4d0b      	ldr	r5, [pc, #44]	@ (8002074 <__libc_init_array+0x40>)
 8002046:	4c0c      	ldr	r4, [pc, #48]	@ (8002078 <__libc_init_array+0x44>)
 8002048:	f000 f818 	bl	800207c <_init>
 800204c:	1b64      	subs	r4, r4, r5
 800204e:	10a4      	asrs	r4, r4, #2
 8002050:	2600      	movs	r6, #0
 8002052:	42a6      	cmp	r6, r4
 8002054:	d105      	bne.n	8002062 <__libc_init_array+0x2e>
 8002056:	bd70      	pop	{r4, r5, r6, pc}
 8002058:	f855 3b04 	ldr.w	r3, [r5], #4
 800205c:	4798      	blx	r3
 800205e:	3601      	adds	r6, #1
 8002060:	e7ee      	b.n	8002040 <__libc_init_array+0xc>
 8002062:	f855 3b04 	ldr.w	r3, [r5], #4
 8002066:	4798      	blx	r3
 8002068:	3601      	adds	r6, #1
 800206a:	e7f2      	b.n	8002052 <__libc_init_array+0x1e>
 800206c:	08002a20 	.word	0x08002a20
 8002070:	08002a20 	.word	0x08002a20
 8002074:	08002a20 	.word	0x08002a20
 8002078:	08002a24 	.word	0x08002a24

0800207c <_init>:
 800207c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800207e:	bf00      	nop
 8002080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002082:	bc08      	pop	{r3}
 8002084:	469e      	mov	lr, r3
 8002086:	4770      	bx	lr

08002088 <_fini>:
 8002088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800208a:	bf00      	nop
 800208c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800208e:	bc08      	pop	{r3}
 8002090:	469e      	mov	lr, r3
 8002092:	4770      	bx	lr
