// Seed: 3132724554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1 * id_5 - id_4 == id_5;
  assign module_1.id_1 = 0;
  time id_6;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1;
  if (id_1) wor id_2;
  assign id_1.id_2 = id_2;
  always id_1 = id_2 >> ~id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign id_3 = id_2;
  wire id_6, id_7;
  assign id_5 = id_7;
  assign id_3 = -1;
endmodule
