
Microphone_wav_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  080106c0  080106c0  000116c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d98  08010d98  00012214  2**0
                  CONTENTS
  4 .ARM          00000008  08010d98  08010d98  00011d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010da0  08010da0  00012214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010da0  08010da0  00011da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010da4  08010da4  00011da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  08010da8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005560  20000214  08010fbc  00012214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005774  08010fbc  00012774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c43e  00000000  00000000  00012244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045a9  00000000  00000000  0002e682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c0  00000000  00000000  00032c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123d  00000000  00000000  000343f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac50  00000000  00000000  0003562d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021596  00000000  00000000  0006027d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5987  00000000  00000000  00081813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017719a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070a0  00000000  00000000  001771e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0017e280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000214 	.word	0x20000214
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080106a4 	.word	0x080106a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000218 	.word	0x20000218
 800020c:	080106a4 	.word	0x080106a4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ede:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a13      	ldr	r2, [pc, #76]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000ee4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_DMA_Init+0x58>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2039      	movs	r0, #57	@ 0x39
 8000efc:	f003 f97d 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f00:	2039      	movs	r0, #57	@ 0x39
 8000f02:	f003 f996 	bl	8004232 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2102      	movs	r1, #2
 8000f0a:	203b      	movs	r0, #59	@ 0x3b
 8000f0c:	f003 f975 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f10:	203b      	movs	r0, #59	@ 0x3b
 8000f12:	f003 f98e 	bl	8004232 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 2, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2102      	movs	r1, #2
 8000f1a:	2045      	movs	r0, #69	@ 0x45
 8000f1c:	f003 f96d 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000f20:	2045      	movs	r0, #69	@ 0x45
 8000f22:	f003 f986 	bl	8004232 <HAL_NVIC_EnableIRQ>

}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800

08000f34 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b090      	sub	sp, #64	@ 0x40
 8000f38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f4a:	4ba6      	ldr	r3, [pc, #664]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4aa5      	ldr	r2, [pc, #660]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4ba3      	ldr	r3, [pc, #652]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0310 	and.w	r3, r3, #16
 8000f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f62:	4ba0      	ldr	r3, [pc, #640]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a9f      	ldr	r2, [pc, #636]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b9d      	ldr	r3, [pc, #628]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	4b9a      	ldr	r3, [pc, #616]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a99      	ldr	r2, [pc, #612]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b97      	ldr	r3, [pc, #604]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
 8000f90:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f92:	4b94      	ldr	r3, [pc, #592]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a93      	ldr	r2, [pc, #588]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000f98:	f043 0308 	orr.w	r3, r3, #8
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b91      	ldr	r3, [pc, #580]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	61fb      	str	r3, [r7, #28]
 8000fa8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	4b8e      	ldr	r3, [pc, #568]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a8d      	ldr	r2, [pc, #564]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	61bb      	str	r3, [r7, #24]
 8000fc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	4b88      	ldr	r3, [pc, #544]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a87      	ldr	r2, [pc, #540]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b85      	ldr	r3, [pc, #532]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000fda:	4b82      	ldr	r3, [pc, #520]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a81      	ldr	r2, [pc, #516]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fe0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b7f      	ldr	r3, [pc, #508]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ff2:	4b7c      	ldr	r3, [pc, #496]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a7b      	ldr	r2, [pc, #492]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8000ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b79      	ldr	r3, [pc, #484]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800100a:	4b76      	ldr	r3, [pc, #472]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a75      	ldr	r2, [pc, #468]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001010:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b73      	ldr	r3, [pc, #460]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001022:	4b70      	ldr	r3, [pc, #448]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a6f      	ldr	r2, [pc, #444]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001028:	f043 0320 	orr.w	r3, r3, #32
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b6d      	ldr	r3, [pc, #436]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0320 	and.w	r3, r3, #32
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103a:	4b6a      	ldr	r3, [pc, #424]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a69      	ldr	r2, [pc, #420]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b67      	ldr	r3, [pc, #412]	@ (80011e4 <MX_GPIO_Init+0x2b0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2102      	movs	r1, #2
 8001056:	4864      	ldr	r0, [pc, #400]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 8001058:	f004 f84a 	bl	80050f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE2 PE1 PE0
                           PE8 PE9 PE11 PE14
                           PE7 PE10 PE12 PE15
                           PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0
 800105c:	f64f 738f 	movw	r3, #65423	@ 0xff8f
 8001060:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001062:	2303      	movs	r3, #3
 8001064:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800106e:	4619      	mov	r1, r3
 8001070:	485e      	ldr	r0, [pc, #376]	@ (80011ec <MX_GPIO_Init+0x2b8>)
 8001072:	f003 fd6d 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 8001076:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107c:	2303      	movs	r3, #3
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001084:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001088:	4619      	mov	r1, r3
 800108a:	4859      	ldr	r0, [pc, #356]	@ (80011f0 <MX_GPIO_Init+0x2bc>)
 800108c:	f003 fd60 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 8001090:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001096:	2303      	movs	r3, #3
 8001098:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a2:	4619      	mov	r1, r3
 80010a4:	4853      	ldr	r0, [pc, #332]	@ (80011f4 <MX_GPIO_Init+0x2c0>)
 80010a6:	f003 fd53 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD15
                           PD10 PD14 PD9 PD8
                           PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010aa:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15
                          |GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	2303      	movs	r3, #3
 80010b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010bc:	4619      	mov	r1, r3
 80010be:	484e      	ldr	r0, [pc, #312]	@ (80011f8 <MX_GPIO_Init+0x2c4>)
 80010c0:	f003 fd46 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 80010c4:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ca:	2303      	movs	r3, #3
 80010cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d6:	4619      	mov	r1, r3
 80010d8:	4848      	ldr	r0, [pc, #288]	@ (80011fc <MX_GPIO_Init+0x2c8>)
 80010da:	f003 fd39 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80010de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e4:	2303      	movs	r3, #3
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80010ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010f0:	4619      	mov	r1, r3
 80010f2:	4843      	ldr	r0, [pc, #268]	@ (8001200 <MX_GPIO_Init+0x2cc>)
 80010f4:	f003 fd2c 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC10 PC14 PC15
                           PC9 PC7 PC6 PC3
                           PC0 PC1 PC2 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15
 80010f8:	f64c 63ff 	movw	r3, #52991	@ 0xceff
 80010fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001106:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800110a:	4619      	mov	r1, r3
 800110c:	483d      	ldr	r0, [pc, #244]	@ (8001204 <MX_GPIO_Init+0x2d0>)
 800110e:	f003 fd1f 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI12 PI9 PI0 PI13
                           PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001112:	f24f 73fd 	movw	r3, #63485	@ 0xf7fd
 8001116:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_13
                          |GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001118:	2303      	movs	r3, #3
 800111a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001120:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001124:	4619      	mov	r1, r3
 8001126:	4830      	ldr	r0, [pc, #192]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 8001128:	f003 fd12 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001130:	2303      	movs	r3, #3
 8001132:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001138:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113c:	4619      	mov	r1, r3
 800113e:	4832      	ldr	r0, [pc, #200]	@ (8001208 <MX_GPIO_Init+0x2d4>)
 8001140:	f003 fd06 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114a:	2300      	movs	r3, #0
 800114c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001152:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001156:	4619      	mov	r1, r3
 8001158:	482a      	ldr	r0, [pc, #168]	@ (8001204 <MX_GPIO_Init+0x2d0>)
 800115a:	f003 fcf9 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800115e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001164:	2303      	movs	r3, #3
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	4826      	ldr	r0, [pc, #152]	@ (800120c <MX_GPIO_Init+0x2d8>)
 8001174:	f003 fcec 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001178:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800117c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	4820      	ldr	r0, [pc, #128]	@ (8001210 <MX_GPIO_Init+0x2dc>)
 800118e:	f003 fcdf 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8001192:	2302      	movs	r3, #2
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011a6:	4619      	mov	r1, r3
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 80011aa:	f003 fcd1 	bl	8004b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80011ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80011be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011c2:	4619      	mov	r1, r3
 80011c4:	4808      	ldr	r0, [pc, #32]	@ (80011e8 <MX_GPIO_Init+0x2b4>)
 80011c6:	f003 fcc3 	bl	8004b50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	2028      	movs	r0, #40	@ 0x28
 80011d0:	f003 f813 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011d4:	2028      	movs	r0, #40	@ 0x28
 80011d6:	f003 f82c 	bl	8004232 <HAL_NVIC_EnableIRQ>

}
 80011da:	bf00      	nop
 80011dc:	3740      	adds	r7, #64	@ 0x40
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40022000 	.word	0x40022000
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40021800 	.word	0x40021800
 80011f4:	40020400 	.word	0x40020400
 80011f8:	40020c00 	.word	0x40020c00
 80011fc:	40020000 	.word	0x40020000
 8001200:	40022400 	.word	0x40022400
 8001204:	40020800 	.word	0x40020800
 8001208:	40022800 	.word	0x40022800
 800120c:	40021400 	.word	0x40021400
 8001210:	40021c00 	.word	0x40021c00

08001214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001218:	f002 fe92 	bl	8003f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800121c:	f000 f860 	bl	80012e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001220:	f7ff fe88 	bl	8000f34 <MX_GPIO_Init>
  MX_DMA_Init();
 8001224:	f7ff fe58 	bl	8000ed8 <MX_DMA_Init>
  MX_SAI1_Init();
 8001228:	f000 f95e 	bl	80014e8 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 800122c:	f000 fd16 	bl	8001c5c <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8001230:	f009 fb0e 	bl	800a850 <MX_FATFS_Init>
  MX_SDMMC1_SD_Init();
 8001234:	f000 fa7c 	bl	8001730 <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */

  /* We format the SD card */
  printf("SD card init...\r\n");
 8001238:	4821      	ldr	r0, [pc, #132]	@ (80012c0 <main+0xac>)
 800123a:	f00d fac5 	bl	800e7c8 <puts>
  SDCard_InitAndFormat();
 800123e:	f000 f8fd 	bl	800143c <SDCard_InitAndFormat>
  printf("SD card correctly initialized\r\n");
 8001242:	4820      	ldr	r0, [pc, #128]	@ (80012c4 <main+0xb0>)
 8001244:	f00d fac0 	bl	800e7c8 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Standby : waiting for the button to be pressed to start recording */
	  check_button_release();
 8001248:	f000 f8e4 	bl	8001414 <check_button_release>
	  printf("Waiting for input to record...\r\n");
 800124c:	481e      	ldr	r0, [pc, #120]	@ (80012c8 <main+0xb4>)
 800124e:	f00d fabb 	bl	800e7c8 <puts>
	  HAL_Delay(1000);
 8001252:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001256:	f002 fed1 	bl	8003ffc <HAL_Delay>

	  if (button_pressed == 1)
 800125a:	4b1c      	ldr	r3, [pc, #112]	@ (80012cc <main+0xb8>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	2b01      	cmp	r3, #1
 8001262:	d1f1      	bne.n	8001248 <main+0x34>
	  {
		  /* Toggle the green led to visually show action */
		  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001264:	2102      	movs	r1, #2
 8001266:	481a      	ldr	r0, [pc, #104]	@ (80012d0 <main+0xbc>)
 8001268:	f003 ff5b 	bl	8005122 <HAL_GPIO_TogglePin>
		  HAL_Delay(100);
 800126c:	2064      	movs	r0, #100	@ 0x64
 800126e:	f002 fec5 	bl	8003ffc <HAL_Delay>
		  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001272:	2102      	movs	r1, #2
 8001274:	4816      	ldr	r0, [pc, #88]	@ (80012d0 <main+0xbc>)
 8001276:	f003 ff54 	bl	8005122 <HAL_GPIO_TogglePin>
		  HAL_Delay(100);
 800127a:	2064      	movs	r0, #100	@ 0x64
 800127c:	f002 febe 	bl	8003ffc <HAL_Delay>

		  /* If the program is not already recording... */
		  if(AudioState == AUDIO_STATE_IDLE)
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <main+0xc0>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d108      	bne.n	800129a <main+0x86>
		  {
		    /* Configure the audio recorder: sampling frequency, bits-depth, number of channels */
		    AUDIO_REC_Start();
 8001288:	f008 ff74 	bl	800a174 <AUDIO_REC_Start>
		  }

		  /* While recording, we loop the recording process */
		  while(AudioState == AUDIO_STATE_RECORD)
 800128c:	e005      	b.n	800129a <main+0x86>
		  {
		    status = AUDIO_REC_Process();
 800128e:	f008 fff7 	bl	800a280 <AUDIO_REC_Process>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <main+0xc4>)
 8001298:	701a      	strb	r2, [r3, #0]
		  while(AudioState == AUDIO_STATE_RECORD)
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <main+0xc0>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b05      	cmp	r3, #5
 80012a0:	d0f5      	beq.n	800128e <main+0x7a>
		  }

		  /* Once we stop recording, we correctly close the .WAV */
		  if (AudioState == AUDIO_STATE_STOP)
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <main+0xc0>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b0a      	cmp	r3, #10
 80012a8:	d1ce      	bne.n	8001248 <main+0x34>
		  {
			status = AUDIO_REC_Process();
 80012aa:	f008 ffe9 	bl	800a280 <AUDIO_REC_Process>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <main+0xc4>)
 80012b4:	701a      	strb	r2, [r3, #0]
		    printf("Recording stopped.\r\n");
 80012b6:	4809      	ldr	r0, [pc, #36]	@ (80012dc <main+0xc8>)
 80012b8:	f00d fa86 	bl	800e7c8 <puts>
  {
 80012bc:	e7c4      	b.n	8001248 <main+0x34>
 80012be:	bf00      	nop
 80012c0:	080106c0 	.word	0x080106c0
 80012c4:	080106d4 	.word	0x080106d4
 80012c8:	080106f4 	.word	0x080106f4
 80012cc:	20000434 	.word	0x20000434
 80012d0:	40022000 	.word	0x40022000
 80012d4:	20000230 	.word	0x20000230
 80012d8:	20000231 	.word	0x20000231
 80012dc:	08010714 	.word	0x08010714

080012e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b094      	sub	sp, #80	@ 0x50
 80012e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2230      	movs	r2, #48	@ 0x30
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f00d fb4a 	bl	800e988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001304:	4b2a      	ldr	r3, [pc, #168]	@ (80013b0 <SystemClock_Config+0xd0>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	4a29      	ldr	r2, [pc, #164]	@ (80013b0 <SystemClock_Config+0xd0>)
 800130a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800130e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001310:	4b27      	ldr	r3, [pc, #156]	@ (80013b0 <SystemClock_Config+0xd0>)
 8001312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800131c:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <SystemClock_Config+0xd4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a24      	ldr	r2, [pc, #144]	@ (80013b4 <SystemClock_Config+0xd4>)
 8001322:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b22      	ldr	r3, [pc, #136]	@ (80013b4 <SystemClock_Config+0xd4>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001338:	2301      	movs	r3, #1
 800133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800133c:	2310      	movs	r3, #16
 800133e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001340:	2302      	movs	r3, #2
 8001342:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001344:	2300      	movs	r3, #0
 8001346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001348:	2308      	movs	r3, #8
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 800134c:	23c8      	movs	r3, #200	@ 0xc8
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001350:	2302      	movs	r3, #2
 8001352:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001354:	2308      	movs	r3, #8
 8001356:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4618      	mov	r0, r3
 800135e:	f004 fd41 	bl	8005de4 <HAL_RCC_OscConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001368:	f000 f8b8 	bl	80014dc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800136c:	f004 fcea 	bl	8005d44 <HAL_PWREx_EnableOverDrive>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001376:	f000 f8b1 	bl	80014dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800137a:	230f      	movs	r3, #15
 800137c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137e:	2302      	movs	r3, #2
 8001380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001386:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800138a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800138c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001390:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001392:	f107 030c 	add.w	r3, r7, #12
 8001396:	2106      	movs	r1, #6
 8001398:	4618      	mov	r0, r3
 800139a:	f004 ffc7 	bl	800632c <HAL_RCC_ClockConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80013a4:	f000 f89a 	bl	80014dc <Error_Handler>
  }
}
 80013a8:	bf00      	nop
 80013aa:	3750      	adds	r7, #80	@ 0x50
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40007000 	.word	0x40007000

080013b8 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* Needed to send messages easier to terminal for debugging */
PUTCHAR_PROTOTYPE
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 80013c0:	1d39      	adds	r1, r7, #4
 80013c2:	2364      	movs	r3, #100	@ 0x64
 80013c4:	2201      	movs	r2, #1
 80013c6:	4804      	ldr	r0, [pc, #16]	@ (80013d8 <__io_putchar+0x20>)
 80013c8:	f007 fcea 	bl	8008da0 <HAL_UART_Transmit>
return ch;
 80013cc:	687b      	ldr	r3, [r7, #4]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000668 	.word	0x20000668

080013dc <HAL_GPIO_EXTI_Callback>:
/* ======================================================== */


/* User button interruption and variable change */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);

  if (GPIO_Pin == USR_BTN_Pin && button_pressed == 0)
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013ec:	d10a      	bne.n	8001404 <HAL_GPIO_EXTI_Callback+0x28>
 80013ee:	4b07      	ldr	r3, [pc, #28]	@ (800140c <HAL_GPIO_EXTI_Callback+0x30>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d105      	bne.n	8001404 <HAL_GPIO_EXTI_Callback+0x28>
      {
	  	  button_pressed = 1;
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <HAL_GPIO_EXTI_Callback+0x30>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
	  	  printf("Button pressed...\r\n");
 80013fe:	4804      	ldr	r0, [pc, #16]	@ (8001410 <HAL_GPIO_EXTI_Callback+0x34>)
 8001400:	f00d f9e2 	bl	800e7c8 <puts>
      }
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000434 	.word	0x20000434
 8001410:	08010728 	.word	0x08010728

08001414 <check_button_release>:
/* ======================================================== */


/* Used to verify the state of the button */
void check_button_release()
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOI, USR_BTN_Pin) == GPIO_PIN_RESET) button_pressed = 0;
 8001418:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800141c:	4805      	ldr	r0, [pc, #20]	@ (8001434 <check_button_release+0x20>)
 800141e:	f003 fe4f 	bl	80050c0 <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d102      	bne.n	800142e <check_button_release+0x1a>
 8001428:	4b03      	ldr	r3, [pc, #12]	@ (8001438 <check_button_release+0x24>)
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40022000 	.word	0x40022000
 8001438:	20000434 	.word	0x20000434

0800143c <SDCard_InitAndFormat>:
/* ======================================================== */

void SDCard_InitAndFormat(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af02      	add	r7, sp, #8
//        printf("Error: Failed to link SD driver.\n");
//        Error_Handler();
//    }

    // Mount the file system
    res = f_mount(&SDFatFS, (TCHAR const *)SDPath, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	491e      	ldr	r1, [pc, #120]	@ (80014c0 <SDCard_InitAndFormat+0x84>)
 8001446:	481f      	ldr	r0, [pc, #124]	@ (80014c4 <SDCard_InitAndFormat+0x88>)
 8001448:	f00b f990 	bl	800c76c <f_mount>
 800144c:	4603      	mov	r3, r0
 800144e:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <SDCard_InitAndFormat+0x28>
        printf("Error: Failed to mount SD card (Code: %d).\n", res);
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	4619      	mov	r1, r3
 800145a:	481b      	ldr	r0, [pc, #108]	@ (80014c8 <SDCard_InitAndFormat+0x8c>)
 800145c:	f00d f94c 	bl	800e6f8 <iprintf>
        Error_Handler();
 8001460:	f000 f83c 	bl	80014dc <Error_Handler>
    }

    // Format the SD card
    res = f_mkfs((TCHAR const *)SDPath, FM_ANY, 0, workBuffer_init, sizeof(workBuffer_init));
 8001464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <SDCard_InitAndFormat+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	2107      	movs	r1, #7
 8001470:	4813      	ldr	r0, [pc, #76]	@ (80014c0 <SDCard_InitAndFormat+0x84>)
 8001472:	f00b ffa1 	bl	800d3b8 <f_mkfs>
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d006      	beq.n	800148e <SDCard_InitAndFormat+0x52>
        printf("Error: Failed to format SD card (Code: %d).\n", res);
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4619      	mov	r1, r3
 8001484:	4812      	ldr	r0, [pc, #72]	@ (80014d0 <SDCard_InitAndFormat+0x94>)
 8001486:	f00d f937 	bl	800e6f8 <iprintf>
        Error_Handler();
 800148a:	f000 f827 	bl	80014dc <Error_Handler>
    }

    // Unmount the file system to complete formatting
    res = f_mount(NULL, (TCHAR const *)SDPath, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	490b      	ldr	r1, [pc, #44]	@ (80014c0 <SDCard_InitAndFormat+0x84>)
 8001492:	2000      	movs	r0, #0
 8001494:	f00b f96a 	bl	800c76c <f_mount>
 8001498:	4603      	mov	r3, r0
 800149a:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d006      	beq.n	80014b0 <SDCard_InitAndFormat+0x74>
        printf("Error: Failed to unmount SD card after formatting (Code: %d).\n", res);
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4619      	mov	r1, r3
 80014a6:	480b      	ldr	r0, [pc, #44]	@ (80014d4 <SDCard_InitAndFormat+0x98>)
 80014a8:	f00d f926 	bl	800e6f8 <iprintf>
        Error_Handler();
 80014ac:	f000 f816 	bl	80014dc <Error_Handler>
    // Optionally unlink the driver if no further operations are planned
//    if (FATFS_UnLinkDriver(SDPath) != 0) {
//        printf("Warning: Failed to unlink SD driver.\n");
//    }

    printf("SD card initialized and formatted successfully.\n");
 80014b0:	4809      	ldr	r0, [pc, #36]	@ (80014d8 <SDCard_InitAndFormat+0x9c>)
 80014b2:	f00d f989 	bl	800e7c8 <puts>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200053b8 	.word	0x200053b8
 80014c4:	200053bc 	.word	0x200053bc
 80014c8:	0801073c 	.word	0x0801073c
 80014cc:	20000234 	.word	0x20000234
 80014d0:	08010768 	.word	0x08010768
 80014d4:	08010798 	.word	0x08010798
 80014d8:	080107d8 	.word	0x080107d8

080014dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <Error_Handler+0x8>

080014e8 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80014ec:	4b27      	ldr	r3, [pc, #156]	@ (800158c <MX_SAI1_Init+0xa4>)
 80014ee:	4a28      	ldr	r2, [pc, #160]	@ (8001590 <MX_SAI1_Init+0xa8>)
 80014f0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80014f2:	4b26      	ldr	r3, [pc, #152]	@ (800158c <MX_SAI1_Init+0xa4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80014f8:	4b24      	ldr	r3, [pc, #144]	@ (800158c <MX_SAI1_Init+0xa4>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80014fe:	4b23      	ldr	r3, [pc, #140]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001500:	2280      	movs	r2, #128	@ 0x80
 8001502:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001504:	4b21      	ldr	r3, [pc, #132]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001506:	2200      	movs	r2, #0
 8001508:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800150a:	4b20      	ldr	r3, [pc, #128]	@ (800158c <MX_SAI1_Init+0xa4>)
 800150c:	2200      	movs	r2, #0
 800150e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001510:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001516:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800151c:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <MX_SAI1_Init+0xa4>)
 800151e:	2200      	movs	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001522:	4b1a      	ldr	r3, [pc, #104]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <MX_SAI1_Init+0xa4>)
 800152a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800152e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001538:	2200      	movs	r2, #0
 800153a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <MX_SAI1_Init+0xa4>)
 800153e:	2200      	movs	r2, #0
 8001540:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001544:	2210      	movs	r2, #16
 8001546:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <MX_SAI1_Init+0xa4>)
 800154a:	2201      	movs	r2, #1
 800154c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001550:	2200      	movs	r2, #0
 8001552:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001554:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001556:	2200      	movs	r2, #0
 8001558:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <MX_SAI1_Init+0xa4>)
 800155c:	2200      	movs	r2, #0
 800155e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001560:	4b0a      	ldr	r3, [pc, #40]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001562:	2200      	movs	r2, #0
 8001564:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001566:	4b09      	ldr	r3, [pc, #36]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001568:	2200      	movs	r2, #0
 800156a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <MX_SAI1_Init+0xa4>)
 800156e:	2201      	movs	r2, #1
 8001570:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <MX_SAI1_Init+0xa4>)
 8001574:	2200      	movs	r2, #0
 8001576:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	@ (800158c <MX_SAI1_Init+0xa4>)
 800157a:	f005 fef9 	bl	8007370 <HAL_SAI_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_SAI1_Init+0xa0>
  {
    Error_Handler();
 8001584:	f7ff ffaa 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000438 	.word	0x20000438
 8001590:	40015804 	.word	0x40015804

08001594 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b0aa      	sub	sp, #168	@ 0xa8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	2284      	movs	r2, #132	@ 0x84
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f00d f9ef 	bl	800e988 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a41      	ldr	r2, [pc, #260]	@ (80016b4 <HAL_SAI_MspInit+0x120>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d17b      	bne.n	80016ac <HAL_SAI_MspInit+0x118>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80015b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80015b8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80015ba:	2332      	movs	r3, #50	@ 0x32
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80015be:	2302      	movs	r3, #2
 80015c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80015c2:	2302      	movs	r3, #2
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80015c6:	2300      	movs	r3, #0
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80015ca:	2301      	movs	r3, #1
 80015cc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80015ce:	2300      	movs	r3, #0
 80015d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 80015d2:	2300      	movs	r3, #0
 80015d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	4618      	mov	r0, r3
 80015dc:	f005 f88c 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_SAI_MspInit+0x56>
    {
      Error_Handler();
 80015e6:	f7ff ff79 	bl	80014dc <Error_Handler>
    }

    if (SAI1_client == 0)
 80015ea:	4b33      	ldr	r3, [pc, #204]	@ (80016b8 <HAL_SAI_MspInit+0x124>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10b      	bne.n	800160a <HAL_SAI_MspInit+0x76>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80015f2:	4b32      	ldr	r3, [pc, #200]	@ (80016bc <HAL_SAI_MspInit+0x128>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	4a31      	ldr	r2, [pc, #196]	@ (80016bc <HAL_SAI_MspInit+0x128>)
 80015f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015fe:	4b2f      	ldr	r3, [pc, #188]	@ (80016bc <HAL_SAI_MspInit+0x128>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 800160a:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <HAL_SAI_MspInit+0x124>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	4a29      	ldr	r2, [pc, #164]	@ (80016b8 <HAL_SAI_MspInit+0x124>)
 8001612:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001614:	2370      	movs	r3, #112	@ 0x70
 8001616:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800162c:	2306      	movs	r3, #6
 800162e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001632:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001636:	4619      	mov	r1, r3
 8001638:	4821      	ldr	r0, [pc, #132]	@ (80016c0 <HAL_SAI_MspInit+0x12c>)
 800163a:	f003 fa89 	bl	8004b50 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 800163e:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001640:	4a21      	ldr	r2, [pc, #132]	@ (80016c8 <HAL_SAI_MspInit+0x134>)
 8001642:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8001644:	4b1f      	ldr	r3, [pc, #124]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001646:	2200      	movs	r2, #0
 8001648:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001650:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001652:	2200      	movs	r2, #0
 8001654:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001658:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800165c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800165e:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001660:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001664:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001668:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800166c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800166e:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001674:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8001676:	4b13      	ldr	r3, [pc, #76]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001678:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800167c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001680:	2200      	movs	r2, #0
 8001682:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001684:	480f      	ldr	r0, [pc, #60]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001686:	f002 fdef 	bl	8004268 <HAL_DMA_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <HAL_SAI_MspInit+0x100>
    {
      Error_Handler();
 8001690:	f7ff ff24 	bl	80014dc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a0b      	ldr	r2, [pc, #44]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 8001698:	671a      	str	r2, [r3, #112]	@ 0x70
 800169a:	4a0a      	ldr	r2, [pc, #40]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 80016a4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80016a6:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <HAL_SAI_MspInit+0x130>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80016ac:	bf00      	nop
 80016ae:	37a8      	adds	r7, #168	@ 0xa8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40015804 	.word	0x40015804
 80016b8:	2000051c 	.word	0x2000051c
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40021000 	.word	0x40021000
 80016c4:	200004bc 	.word	0x200004bc
 80016c8:	40026428 	.word	0x40026428

080016cc <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* saiHandle)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a11      	ldr	r2, [pc, #68]	@ (8001720 <HAL_SAI_MspDeInit+0x54>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d11c      	bne.n	8001718 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI1_client --;
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <HAL_SAI_MspDeInit+0x58>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001724 <HAL_SAI_MspDeInit+0x58>)
 80016e6:	6013      	str	r3, [r2, #0]
    if (SAI1_client == 0)
 80016e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <HAL_SAI_MspDeInit+0x58>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d105      	bne.n	80016fc <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI1_CLK_DISABLE();
 80016f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <HAL_SAI_MspDeInit+0x5c>)
 80016f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001728 <HAL_SAI_MspDeInit+0x5c>)
 80016f6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80016fa:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 80016fc:	2170      	movs	r1, #112	@ 0x70
 80016fe:	480b      	ldr	r0, [pc, #44]	@ (800172c <HAL_SAI_MspDeInit+0x60>)
 8001700:	f003 fbd2 	bl	8004ea8 <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001708:	4618      	mov	r0, r3
 800170a:	f002 fe5b 	bl	80043c4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001712:	4618      	mov	r0, r3
 8001714:	f002 fe56 	bl	80043c4 <HAL_DMA_DeInit>
    }
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40015804 	.word	0x40015804
 8001724:	2000051c 	.word	0x2000051c
 8001728:	40023800 	.word	0x40023800
 800172c:	40021000 	.word	0x40021000

08001730 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 8001736:	4a0d      	ldr	r2, [pc, #52]	@ (800176c <MX_SDMMC1_SD_Init+0x3c>)
 8001738:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800173a:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 800173c:	2200      	movs	r2, #0
 800173e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001740:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001752:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 8001754:	2200      	movs	r2, #0
 8001756:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001758:	4b03      	ldr	r3, [pc, #12]	@ (8001768 <MX_SDMMC1_SD_Init+0x38>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800175e:	bf00      	nop
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	20000520 	.word	0x20000520
 800176c:	40012c00 	.word	0x40012c00

08001770 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b0ac      	sub	sp, #176	@ 0xb0
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001788:	f107 0318 	add.w	r3, r7, #24
 800178c:	2284      	movs	r2, #132	@ 0x84
 800178e:	2100      	movs	r1, #0
 8001790:	4618      	mov	r0, r3
 8001792:	f00d f8f9 	bl	800e988 <memset>
  if(sdHandle->Instance==SDMMC1)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a74      	ldr	r2, [pc, #464]	@ (800196c <HAL_SD_MspInit+0x1fc>)
 800179c:	4293      	cmp	r3, r2
 800179e:	f040 80e0 	bne.w	8001962 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 80017a2:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 80017a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80017ae:	2300      	movs	r3, #0
 80017b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017b4:	f107 0318 	add.w	r3, r7, #24
 80017b8:	4618      	mov	r0, r3
 80017ba:	f004 ff9d 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 80017c4:	f7ff fe8a 	bl	80014dc <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80017c8:	4b69      	ldr	r3, [pc, #420]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017cc:	4a68      	ldr	r2, [pc, #416]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017d2:	6453      	str	r3, [r2, #68]	@ 0x44
 80017d4:	4b66      	ldr	r3, [pc, #408]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e0:	4b63      	ldr	r3, [pc, #396]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e4:	4a62      	ldr	r2, [pc, #392]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017e6:	f043 0304 	orr.w	r3, r3, #4
 80017ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ec:	4b60      	ldr	r3, [pc, #384]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f8:	4b5d      	ldr	r3, [pc, #372]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fc:	4a5c      	ldr	r2, [pc, #368]	@ (8001970 <HAL_SD_MspInit+0x200>)
 80017fe:	f043 0308 	orr.w	r3, r3, #8
 8001802:	6313      	str	r3, [r2, #48]	@ 0x30
 8001804:	4b5a      	ldr	r3, [pc, #360]	@ (8001970 <HAL_SD_MspInit+0x200>)
 8001806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8001810:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001814:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800182a:	230c      	movs	r3, #12
 800182c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001830:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001834:	4619      	mov	r1, r3
 8001836:	484f      	ldr	r0, [pc, #316]	@ (8001974 <HAL_SD_MspInit+0x204>)
 8001838:	f003 f98a 	bl	8004b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800183c:	2304      	movs	r3, #4
 800183e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184e:	2303      	movs	r3, #3
 8001850:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001854:	230c      	movs	r3, #12
 8001856:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800185a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800185e:	4619      	mov	r1, r3
 8001860:	4845      	ldr	r0, [pc, #276]	@ (8001978 <HAL_SD_MspInit+0x208>)
 8001862:	f003 f975 	bl	8004b50 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001866:	4b45      	ldr	r3, [pc, #276]	@ (800197c <HAL_SD_MspInit+0x20c>)
 8001868:	4a45      	ldr	r2, [pc, #276]	@ (8001980 <HAL_SD_MspInit+0x210>)
 800186a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800186c:	4b43      	ldr	r3, [pc, #268]	@ (800197c <HAL_SD_MspInit+0x20c>)
 800186e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001872:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001874:	4b41      	ldr	r3, [pc, #260]	@ (800197c <HAL_SD_MspInit+0x20c>)
 8001876:	2200      	movs	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800187a:	4b40      	ldr	r3, [pc, #256]	@ (800197c <HAL_SD_MspInit+0x20c>)
 800187c:	2200      	movs	r2, #0
 800187e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001880:	4b3e      	ldr	r3, [pc, #248]	@ (800197c <HAL_SD_MspInit+0x20c>)
 8001882:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001886:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001888:	4b3c      	ldr	r3, [pc, #240]	@ (800197c <HAL_SD_MspInit+0x20c>)
 800188a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800188e:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001890:	4b3a      	ldr	r3, [pc, #232]	@ (800197c <HAL_SD_MspInit+0x20c>)
 8001892:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001896:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001898:	4b38      	ldr	r3, [pc, #224]	@ (800197c <HAL_SD_MspInit+0x20c>)
 800189a:	2220      	movs	r2, #32
 800189c:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800189e:	4b37      	ldr	r3, [pc, #220]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018a4:	4b35      	ldr	r3, [pc, #212]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018a6:	2204      	movs	r2, #4
 80018a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80018aa:	4b34      	ldr	r3, [pc, #208]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018ac:	2203      	movs	r2, #3
 80018ae:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80018b0:	4b32      	ldr	r3, [pc, #200]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018b2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80018b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80018b8:	4b30      	ldr	r3, [pc, #192]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018ba:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80018be:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80018c0:	482e      	ldr	r0, [pc, #184]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018c2:	f002 fcd1 	bl	8004268 <HAL_DMA_Init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 80018cc:	f7ff fe06 	bl	80014dc <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a2a      	ldr	r2, [pc, #168]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80018d6:	4a29      	ldr	r2, [pc, #164]	@ (800197c <HAL_SD_MspInit+0x20c>)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80018dc:	4b29      	ldr	r3, [pc, #164]	@ (8001984 <HAL_SD_MspInit+0x214>)
 80018de:	4a2a      	ldr	r2, [pc, #168]	@ (8001988 <HAL_SD_MspInit+0x218>)
 80018e0:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80018e2:	4b28      	ldr	r3, [pc, #160]	@ (8001984 <HAL_SD_MspInit+0x214>)
 80018e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80018e8:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018ea:	4b26      	ldr	r3, [pc, #152]	@ (8001984 <HAL_SD_MspInit+0x214>)
 80018ec:	2240      	movs	r2, #64	@ 0x40
 80018ee:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018f0:	4b24      	ldr	r3, [pc, #144]	@ (8001984 <HAL_SD_MspInit+0x214>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <HAL_SD_MspInit+0x214>)
 80018f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018fc:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018fe:	4b21      	ldr	r3, [pc, #132]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001900:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001904:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001906:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001908:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800190c:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 800190e:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001910:	2220      	movs	r2, #32
 8001912:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800191a:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <HAL_SD_MspInit+0x214>)
 800191c:	2204      	movs	r2, #4
 800191e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001920:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001922:	2203      	movs	r2, #3
 8001924:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001926:	4b17      	ldr	r3, [pc, #92]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001928:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800192c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001930:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001934:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8001936:	4813      	ldr	r0, [pc, #76]	@ (8001984 <HAL_SD_MspInit+0x214>)
 8001938:	f002 fc96 	bl	8004268 <HAL_DMA_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8001942:	f7ff fdcb 	bl	80014dc <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a0e      	ldr	r2, [pc, #56]	@ (8001984 <HAL_SD_MspInit+0x214>)
 800194a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800194c:	4a0d      	ldr	r2, [pc, #52]	@ (8001984 <HAL_SD_MspInit+0x214>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 1, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2101      	movs	r1, #1
 8001956:	2031      	movs	r0, #49	@ 0x31
 8001958:	f002 fc4f 	bl	80041fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800195c:	2031      	movs	r0, #49	@ 0x31
 800195e:	f002 fc68 	bl	8004232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001962:	bf00      	nop
 8001964:	37b0      	adds	r7, #176	@ 0xb0
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40012c00 	.word	0x40012c00
 8001970:	40023800 	.word	0x40023800
 8001974:	40020800 	.word	0x40020800
 8001978:	40020c00 	.word	0x40020c00
 800197c:	200005a4 	.word	0x200005a4
 8001980:	40026458 	.word	0x40026458
 8001984:	20000604 	.word	0x20000604
 8001988:	400264a0 	.word	0x400264a0

0800198c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <HAL_MspInit+0x44>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	4a0e      	ldr	r2, [pc, #56]	@ (80019d0 <HAL_MspInit+0x44>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800199c:	6413      	str	r3, [r2, #64]	@ 0x40
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <HAL_MspInit+0x44>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019aa:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <HAL_MspInit+0x44>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	4a08      	ldr	r2, [pc, #32]	@ (80019d0 <HAL_MspInit+0x44>)
 80019b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_MspInit+0x44>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800

080019d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <NMI_Handler+0x4>

080019dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <HardFault_Handler+0x4>

080019e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <MemManage_Handler+0x4>

080019ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <BusFault_Handler+0x4>

080019f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <UsageFault_Handler+0x4>

080019fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2a:	f002 fac7 	bl	8003fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001a36:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001a3a:	f003 fb8d 	bl	8005158 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001a48:	4802      	ldr	r0, [pc, #8]	@ (8001a54 <SDMMC1_IRQHandler+0x10>)
 8001a4a:	f006 fab3 	bl	8007fb4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000520 	.word	0x20000520

08001a58 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <DMA2_Stream1_IRQHandler+0x10>)
 8001a5e:	f002 fe01 	bl	8004664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200004bc 	.word	0x200004bc

08001a6c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <DMA2_Stream3_IRQHandler+0x10>)
 8001a72:	f002 fdf7 	bl	8004664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200005a4 	.word	0x200005a4

08001a80 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <DMA2_Stream6_IRQHandler+0x10>)
 8001a86:	f002 fded 	bl	8004664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000604 	.word	0x20000604

08001a94 <DMA2_Stream7_IRQHandler>:
  * @brief This function handles DMA2 Stream 7 interrupt request.
  * @param None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	//extern SAI_HandleTypeDef haudio_in_sai;
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8001a98:	4b03      	ldr	r3, [pc, #12]	@ (8001aa8 <DMA2_Stream7_IRQHandler+0x14>)
 8001a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f002 fde1 	bl	8004664 <HAL_DMA_IRQHandler>
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	200007d4 	.word	0x200007d4

08001aac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return 1;
 8001ab0:	2301      	movs	r3, #1
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_kill>:

int _kill(int pid, int sig)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ac6:	f00c ffb1 	bl	800ea2c <__errno>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2216      	movs	r2, #22
 8001ace:	601a      	str	r2, [r3, #0]
  return -1;
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <_exit>:

void _exit (int status)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ffe7 	bl	8001abc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aee:	bf00      	nop
 8001af0:	e7fd      	b.n	8001aee <_exit+0x12>

08001af2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	e00a      	b.n	8001b1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b04:	f3af 8000 	nop.w
 8001b08:	4601      	mov	r1, r0
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	1c5a      	adds	r2, r3, #1
 8001b0e:	60ba      	str	r2, [r7, #8]
 8001b10:	b2ca      	uxtb	r2, r1
 8001b12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	3301      	adds	r3, #1
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	dbf0      	blt.n	8001b04 <_read+0x12>
  }

  return len;
 8001b22:	687b      	ldr	r3, [r7, #4]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	e009      	b.n	8001b52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	1c5a      	adds	r2, r3, #1
 8001b42:	60ba      	str	r2, [r7, #8]
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fc36 	bl	80013b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dbf1      	blt.n	8001b3e <_write+0x12>
  }
  return len;
 8001b5a:	687b      	ldr	r3, [r7, #4]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <_close>:

int _close(int file)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b8c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <_isatty>:

int _isatty(int file)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ba4:	2301      	movs	r3, #1
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b085      	sub	sp, #20
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd4:	4a14      	ldr	r2, [pc, #80]	@ (8001c28 <_sbrk+0x5c>)
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <_sbrk+0x60>)
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d102      	bne.n	8001bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <_sbrk+0x64>)
 8001bea:	4a12      	ldr	r2, [pc, #72]	@ (8001c34 <_sbrk+0x68>)
 8001bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bee:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d207      	bcs.n	8001c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bfc:	f00c ff16 	bl	800ea2c <__errno>
 8001c00:	4603      	mov	r3, r0
 8001c02:	220c      	movs	r2, #12
 8001c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	e009      	b.n	8001c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c0c:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <_sbrk+0x64>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c12:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <_sbrk+0x64>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4413      	add	r3, r2
 8001c1a:	4a05      	ldr	r2, [pc, #20]	@ (8001c30 <_sbrk+0x64>)
 8001c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20050000 	.word	0x20050000
 8001c2c:	00000400 	.word	0x00000400
 8001c30:	20000664 	.word	0x20000664
 8001c34:	20005778 	.word	0x20005778

08001c38 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <SystemInit+0x20>)
 8001c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c42:	4a05      	ldr	r2, [pc, #20]	@ (8001c58 <SystemInit+0x20>)
 8001c44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c60:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c62:	4a15      	ldr	r2, [pc, #84]	@ (8001cb8 <MX_USART1_UART_Init+0x5c>)
 8001c64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c66:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6e:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c74:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c82:	220c      	movs	r2, #12
 8001c84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c92:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c9e:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_USART1_UART_Init+0x58>)
 8001ca0:	f007 f830 	bl	8008d04 <HAL_UART_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001caa:	f7ff fc17 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000668 	.word	0x20000668
 8001cb8:	40011000 	.word	0x40011000

08001cbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b0ac      	sub	sp, #176	@ 0xb0
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cd4:	f107 0318 	add.w	r3, r7, #24
 8001cd8:	2284      	movs	r2, #132	@ 0x84
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f00c fe53 	bl	800e988 <memset>
  if(uartHandle->Instance==USART1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a32      	ldr	r2, [pc, #200]	@ (8001db0 <HAL_UART_MspInit+0xf4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d15c      	bne.n	8001da6 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cec:	2340      	movs	r3, #64	@ 0x40
 8001cee:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cf4:	f107 0318 	add.w	r3, r7, #24
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f004 fcfd 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d04:	f7ff fbea 	bl	80014dc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d08:	4b2a      	ldr	r3, [pc, #168]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0c:	4a29      	ldr	r2, [pc, #164]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d0e:	f043 0310 	orr.w	r3, r3, #16
 8001d12:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d14:	4b27      	ldr	r3, [pc, #156]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d20:	4b24      	ldr	r3, [pc, #144]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	4a23      	ldr	r2, [pc, #140]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2c:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d44:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_UART_MspInit+0xf8>)
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d68:	2307      	movs	r3, #7
 8001d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d72:	4619      	mov	r1, r3
 8001d74:	4810      	ldr	r0, [pc, #64]	@ (8001db8 <HAL_UART_MspInit+0xfc>)
 8001d76:	f002 feeb 	bl	8004b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d94:	2307      	movs	r3, #7
 8001d96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4806      	ldr	r0, [pc, #24]	@ (8001dbc <HAL_UART_MspInit+0x100>)
 8001da2:	f002 fed5 	bl	8004b50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001da6:	bf00      	nop
 8001da8:	37b0      	adds	r7, #176	@ 0xb0
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40011000 	.word	0x40011000
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40020400 	.word	0x40020400
 8001dbc:	40020000 	.word	0x40020000

08001dc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001dc0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001df8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dc4:	f7ff ff38 	bl	8001c38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dc8:	480c      	ldr	r0, [pc, #48]	@ (8001dfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dca:	490d      	ldr	r1, [pc, #52]	@ (8001e00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd0:	e002      	b.n	8001dd8 <LoopCopyDataInit>

08001dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dd6:	3304      	adds	r3, #4

08001dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ddc:	d3f9      	bcc.n	8001dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dde:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001de0:	4c0a      	ldr	r4, [pc, #40]	@ (8001e0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001de4:	e001      	b.n	8001dea <LoopFillZerobss>

08001de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001de8:	3204      	adds	r2, #4

08001dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dec:	d3fb      	bcc.n	8001de6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dee:	f00c fe23 	bl	800ea38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001df2:	f7ff fa0f 	bl	8001214 <main>
  bx  lr    
 8001df6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001df8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001dfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e00:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8001e04:	08010da8 	.word	0x08010da8
  ldr r2, =_sbss
 8001e08:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8001e0c:	20005774 	.word	0x20005774

08001e10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e10:	e7fe      	b.n	8001e10 <ADC_IRQHandler>
	...

08001e14 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	81fb      	strh	r3, [r7, #14]
 8001e20:	460b      	mov	r3, r1
 8001e22:	81bb      	strh	r3, [r7, #12]
 8001e24:	4613      	mov	r3, r2
 8001e26:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8001e2c:	89bb      	ldrh	r3, [r7, #12]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8001e32:	89bb      	ldrh	r3, [r7, #12]
 8001e34:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001e38:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8001e3e:	f001 fc71 	bl	8003724 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8001e42:	89fb      	ldrh	r3, [r7, #14]
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2203      	movs	r2, #3
 8001e48:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f001 fafb 	bl	8003448 <CODEC_IO_Write>
 8001e52:	4603      	mov	r3, r0
 8001e54:	461a      	mov	r2, r3
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	4413      	add	r3, r2
 8001e5a:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8001e5c:	89fb      	ldrh	r3, [r7, #14]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2200      	movs	r2, #0
 8001e62:	f640 0117 	movw	r1, #2071	@ 0x817
 8001e66:	4618      	mov	r0, r3
 8001e68:	f001 faee 	bl	8003448 <CODEC_IO_Write>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	461a      	mov	r2, r3
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	4413      	add	r3, r2
 8001e74:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8001e76:	89fb      	ldrh	r3, [r7, #14]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001e80:	4618      	mov	r0, r3
 8001e82:	f001 fae1 	bl	8003448 <CODEC_IO_Write>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8001e90:	89fb      	ldrh	r3, [r7, #14]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	226c      	movs	r2, #108	@ 0x6c
 8001e96:	2139      	movs	r1, #57	@ 0x39
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f001 fad5 	bl	8003448 <CODEC_IO_Write>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8001ea8:	8afb      	ldrh	r3, [r7, #22]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00c      	beq.n	8001ec8 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8001eae:	89fb      	ldrh	r3, [r7, #14]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2213      	movs	r2, #19
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f001 fac6 	bl	8003448 <CODEC_IO_Write>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	61fb      	str	r3, [r7, #28]
 8001ec6:	e00b      	b.n	8001ee0 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2203      	movs	r2, #3
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 fab9 	bl	8003448 <CODEC_IO_Write>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	461a      	mov	r2, r3
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	4413      	add	r3, r2
 8001ede:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8001ee0:	2032      	movs	r0, #50	@ 0x32
 8001ee2:	f001 fc87 	bl	80037f4 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8001ee6:	8b3b      	ldrh	r3, [r7, #24]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 815f 	beq.w	80021ac <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8001eee:	4bae      	ldr	r3, [pc, #696]	@ (80021a8 <wm8994_Init+0x394>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8001ef4:	8b3b      	ldrh	r3, [r7, #24]
 8001ef6:	2b03      	cmp	r3, #3
 8001ef8:	f000 808c 	beq.w	8002014 <wm8994_Init+0x200>
 8001efc:	2b03      	cmp	r3, #3
 8001efe:	f300 8111 	bgt.w	8002124 <wm8994_Init+0x310>
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d002      	beq.n	8001f0c <wm8994_Init+0xf8>
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d042      	beq.n	8001f90 <wm8994_Init+0x17c>
 8001f0a:	e10b      	b.n	8002124 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8001f0c:	89fb      	ldrh	r3, [r7, #14]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8001f14:	2105      	movs	r1, #5
 8001f16:	4618      	mov	r0, r3
 8001f18:	f001 fa96 	bl	8003448 <CODEC_IO_Write>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	461a      	mov	r2, r3
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	4413      	add	r3, r2
 8001f24:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8001f26:	89fb      	ldrh	r3, [r7, #14]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f240 6101 	movw	r1, #1537	@ 0x601
 8001f30:	4618      	mov	r0, r3
 8001f32:	f001 fa89 	bl	8003448 <CODEC_IO_Write>
 8001f36:	4603      	mov	r3, r0
 8001f38:	461a      	mov	r2, r3
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8001f40:	89fb      	ldrh	r3, [r7, #14]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2200      	movs	r2, #0
 8001f46:	f240 6102 	movw	r1, #1538	@ 0x602
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fa7c 	bl	8003448 <CODEC_IO_Write>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	4413      	add	r3, r2
 8001f58:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2202      	movs	r2, #2
 8001f60:	f240 6104 	movw	r1, #1540	@ 0x604
 8001f64:	4618      	mov	r0, r3
 8001f66:	f001 fa6f 	bl	8003448 <CODEC_IO_Write>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	4413      	add	r3, r2
 8001f72:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8001f74:	89fb      	ldrh	r3, [r7, #14]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2202      	movs	r2, #2
 8001f7a:	f240 6105 	movw	r1, #1541	@ 0x605
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 fa62 	bl	8003448 <CODEC_IO_Write>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461a      	mov	r2, r3
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	61fb      	str	r3, [r7, #28]
      break;
 8001f8e:	e110      	b.n	80021b2 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8001f90:	89fb      	ldrh	r3, [r7, #14]
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f240 3203 	movw	r2, #771	@ 0x303
 8001f98:	2105      	movs	r1, #5
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f001 fa54 	bl	8003448 <CODEC_IO_Write>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001faa:	89fb      	ldrh	r3, [r7, #14]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f240 6101 	movw	r1, #1537	@ 0x601
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f001 fa47 	bl	8003448 <CODEC_IO_Write>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8001fc4:	89fb      	ldrh	r3, [r7, #14]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f240 6102 	movw	r1, #1538	@ 0x602
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f001 fa3a 	bl	8003448 <CODEC_IO_Write>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	4413      	add	r3, r2
 8001fdc:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8001fde:	89fb      	ldrh	r3, [r7, #14]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f240 6104 	movw	r1, #1540	@ 0x604
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f001 fa2d 	bl	8003448 <CODEC_IO_Write>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8001ff8:	89fb      	ldrh	r3, [r7, #14]
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f240 6105 	movw	r1, #1541	@ 0x605
 8002002:	4618      	mov	r0, r3
 8002004:	f001 fa20 	bl	8003448 <CODEC_IO_Write>
 8002008:	4603      	mov	r3, r0
 800200a:	461a      	mov	r2, r3
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	4413      	add	r3, r2
 8002010:	61fb      	str	r3, [r7, #28]
      break;
 8002012:	e0ce      	b.n	80021b2 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002014:	8afb      	ldrh	r3, [r7, #22]
 8002016:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800201a:	d141      	bne.n	80020a0 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800201c:	89fb      	ldrh	r3, [r7, #14]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002024:	2105      	movs	r1, #5
 8002026:	4618      	mov	r0, r3
 8002028:	f001 fa0e 	bl	8003448 <CODEC_IO_Write>
 800202c:	4603      	mov	r3, r0
 800202e:	461a      	mov	r2, r3
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	4413      	add	r3, r2
 8002034:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8002036:	89fb      	ldrh	r3, [r7, #14]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2203      	movs	r2, #3
 800203c:	f240 6101 	movw	r1, #1537	@ 0x601
 8002040:	4618      	mov	r0, r3
 8002042:	f001 fa01 	bl	8003448 <CODEC_IO_Write>
 8002046:	4603      	mov	r3, r0
 8002048:	461a      	mov	r2, r3
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	4413      	add	r3, r2
 800204e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8002050:	89fb      	ldrh	r3, [r7, #14]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2203      	movs	r2, #3
 8002056:	f240 6102 	movw	r1, #1538	@ 0x602
 800205a:	4618      	mov	r0, r3
 800205c:	f001 f9f4 	bl	8003448 <CODEC_IO_Write>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	4413      	add	r3, r2
 8002068:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800206a:	89fb      	ldrh	r3, [r7, #14]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2203      	movs	r2, #3
 8002070:	f240 6104 	movw	r1, #1540	@ 0x604
 8002074:	4618      	mov	r0, r3
 8002076:	f001 f9e7 	bl	8003448 <CODEC_IO_Write>
 800207a:	4603      	mov	r3, r0
 800207c:	461a      	mov	r2, r3
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	4413      	add	r3, r2
 8002082:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8002084:	89fb      	ldrh	r3, [r7, #14]
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2203      	movs	r2, #3
 800208a:	f240 6105 	movw	r1, #1541	@ 0x605
 800208e:	4618      	mov	r0, r3
 8002090:	f001 f9da 	bl	8003448 <CODEC_IO_Write>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	4413      	add	r3, r2
 800209c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 800209e:	e088      	b.n	80021b2 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80020a0:	89fb      	ldrh	r3, [r7, #14]
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80020a8:	2105      	movs	r1, #5
 80020aa:	4618      	mov	r0, r3
 80020ac:	f001 f9cc 	bl	8003448 <CODEC_IO_Write>
 80020b0:	4603      	mov	r3, r0
 80020b2:	461a      	mov	r2, r3
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	4413      	add	r3, r2
 80020b8:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80020ba:	89fb      	ldrh	r3, [r7, #14]
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2201      	movs	r2, #1
 80020c0:	f240 6101 	movw	r1, #1537	@ 0x601
 80020c4:	4618      	mov	r0, r3
 80020c6:	f001 f9bf 	bl	8003448 <CODEC_IO_Write>
 80020ca:	4603      	mov	r3, r0
 80020cc:	461a      	mov	r2, r3
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	4413      	add	r3, r2
 80020d2:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2201      	movs	r2, #1
 80020da:	f240 6102 	movw	r1, #1538	@ 0x602
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 f9b2 	bl	8003448 <CODEC_IO_Write>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	4413      	add	r3, r2
 80020ec:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80020ee:	89fb      	ldrh	r3, [r7, #14]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2202      	movs	r2, #2
 80020f4:	f240 6104 	movw	r1, #1540	@ 0x604
 80020f8:	4618      	mov	r0, r3
 80020fa:	f001 f9a5 	bl	8003448 <CODEC_IO_Write>
 80020fe:	4603      	mov	r3, r0
 8002100:	461a      	mov	r2, r3
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	4413      	add	r3, r2
 8002106:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8002108:	89fb      	ldrh	r3, [r7, #14]
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2202      	movs	r2, #2
 800210e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002112:	4618      	mov	r0, r3
 8002114:	f001 f998 	bl	8003448 <CODEC_IO_Write>
 8002118:	4603      	mov	r3, r0
 800211a:	461a      	mov	r2, r3
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	4413      	add	r3, r2
 8002120:	61fb      	str	r3, [r7, #28]
      break;
 8002122:	e046      	b.n	80021b2 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002124:	89fb      	ldrh	r3, [r7, #14]
 8002126:	b2db      	uxtb	r3, r3
 8002128:	f240 3203 	movw	r2, #771	@ 0x303
 800212c:	2105      	movs	r1, #5
 800212e:	4618      	mov	r0, r3
 8002130:	f001 f98a 	bl	8003448 <CODEC_IO_Write>
 8002134:	4603      	mov	r3, r0
 8002136:	461a      	mov	r2, r3
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	4413      	add	r3, r2
 800213c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800213e:	89fb      	ldrh	r3, [r7, #14]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2201      	movs	r2, #1
 8002144:	f240 6101 	movw	r1, #1537	@ 0x601
 8002148:	4618      	mov	r0, r3
 800214a:	f001 f97d 	bl	8003448 <CODEC_IO_Write>
 800214e:	4603      	mov	r3, r0
 8002150:	461a      	mov	r2, r3
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	4413      	add	r3, r2
 8002156:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002158:	89fb      	ldrh	r3, [r7, #14]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2201      	movs	r2, #1
 800215e:	f240 6102 	movw	r1, #1538	@ 0x602
 8002162:	4618      	mov	r0, r3
 8002164:	f001 f970 	bl	8003448 <CODEC_IO_Write>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	4413      	add	r3, r2
 8002170:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8002172:	89fb      	ldrh	r3, [r7, #14]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2200      	movs	r2, #0
 8002178:	f240 6104 	movw	r1, #1540	@ 0x604
 800217c:	4618      	mov	r0, r3
 800217e:	f001 f963 	bl	8003448 <CODEC_IO_Write>
 8002182:	4603      	mov	r3, r0
 8002184:	461a      	mov	r2, r3
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	4413      	add	r3, r2
 800218a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800218c:	89fb      	ldrh	r3, [r7, #14]
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2200      	movs	r2, #0
 8002192:	f240 6105 	movw	r1, #1541	@ 0x605
 8002196:	4618      	mov	r0, r3
 8002198:	f001 f956 	bl	8003448 <CODEC_IO_Write>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	4413      	add	r3, r2
 80021a4:	61fb      	str	r3, [r7, #28]
      break;
 80021a6:	e004      	b.n	80021b2 <wm8994_Init+0x39e>
 80021a8:	200006f0 	.word	0x200006f0
    }
  }
  else
  {
    outputEnabled = 0;
 80021ac:	4b99      	ldr	r3, [pc, #612]	@ (8002414 <wm8994_Init+0x600>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 80021b2:	8afb      	ldrh	r3, [r7, #22]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 81ab 	beq.w	8002510 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 80021ba:	4b97      	ldr	r3, [pc, #604]	@ (8002418 <wm8994_Init+0x604>)
 80021bc:	2201      	movs	r2, #1
 80021be:	601a      	str	r2, [r3, #0]
    switch (input_device)
 80021c0:	8afb      	ldrh	r3, [r7, #22]
 80021c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021c6:	f000 8129 	beq.w	800241c <wm8994_Init+0x608>
 80021ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021ce:	f300 819b 	bgt.w	8002508 <wm8994_Init+0x6f4>
 80021d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021d6:	d05a      	beq.n	800228e <wm8994_Init+0x47a>
 80021d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021dc:	f300 8194 	bgt.w	8002508 <wm8994_Init+0x6f4>
 80021e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021e4:	f000 80c6 	beq.w	8002374 <wm8994_Init+0x560>
 80021e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021ec:	f040 818c 	bne.w	8002508 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80021f0:	89fb      	ldrh	r3, [r7, #14]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80021f8:	2104      	movs	r1, #4
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 f924 	bl	8003448 <CODEC_IO_Write>
 8002200:	4603      	mov	r3, r0
 8002202:	461a      	mov	r2, r3
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	4413      	add	r3, r2
 8002208:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800220a:	89fb      	ldrh	r3, [r7, #14]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	22db      	movs	r2, #219	@ 0xdb
 8002210:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002214:	4618      	mov	r0, r3
 8002216:	f001 f917 	bl	8003448 <CODEC_IO_Write>
 800221a:	4603      	mov	r3, r0
 800221c:	461a      	mov	r2, r3
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	4413      	add	r3, r2
 8002222:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8002224:	89fb      	ldrh	r3, [r7, #14]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 800222c:	2102      	movs	r1, #2
 800222e:	4618      	mov	r0, r3
 8002230:	f001 f90a 	bl	8003448 <CODEC_IO_Write>
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	4413      	add	r3, r2
 800223c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800223e:	89fb      	ldrh	r3, [r7, #14]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2202      	movs	r2, #2
 8002244:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8002248:	4618      	mov	r0, r3
 800224a:	f001 f8fd 	bl	8003448 <CODEC_IO_Write>
 800224e:	4603      	mov	r3, r0
 8002250:	461a      	mov	r2, r3
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	4413      	add	r3, r2
 8002256:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002258:	89fb      	ldrh	r3, [r7, #14]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2202      	movs	r2, #2
 800225e:	f240 6109 	movw	r1, #1545	@ 0x609
 8002262:	4618      	mov	r0, r3
 8002264:	f001 f8f0 	bl	8003448 <CODEC_IO_Write>
 8002268:	4603      	mov	r3, r0
 800226a:	461a      	mov	r2, r3
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4413      	add	r3, r2
 8002270:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8002272:	89fb      	ldrh	r3, [r7, #14]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	220e      	movs	r2, #14
 8002278:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800227c:	4618      	mov	r0, r3
 800227e:	f001 f8e3 	bl	8003448 <CODEC_IO_Write>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	4413      	add	r3, r2
 800228a:	61fb      	str	r3, [r7, #28]
      break;
 800228c:	e143      	b.n	8002516 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 800228e:	89fb      	ldrh	r3, [r7, #14]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2211      	movs	r2, #17
 8002294:	2128      	movs	r1, #40	@ 0x28
 8002296:	4618      	mov	r0, r3
 8002298:	f001 f8d6 	bl	8003448 <CODEC_IO_Write>
 800229c:	4603      	mov	r3, r0
 800229e:	461a      	mov	r2, r3
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	4413      	add	r3, r2
 80022a4:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80022a6:	89fb      	ldrh	r3, [r7, #14]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2235      	movs	r2, #53	@ 0x35
 80022ac:	2129      	movs	r1, #41	@ 0x29
 80022ae:	4618      	mov	r0, r3
 80022b0:	f001 f8ca 	bl	8003448 <CODEC_IO_Write>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461a      	mov	r2, r3
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	4413      	add	r3, r2
 80022bc:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 80022be:	89fb      	ldrh	r3, [r7, #14]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2235      	movs	r2, #53	@ 0x35
 80022c4:	212a      	movs	r1, #42	@ 0x2a
 80022c6:	4618      	mov	r0, r3
 80022c8:	f001 f8be 	bl	8003448 <CODEC_IO_Write>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	4413      	add	r3, r2
 80022d4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80022d6:	89fb      	ldrh	r3, [r7, #14]
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	f240 3203 	movw	r2, #771	@ 0x303
 80022de:	2104      	movs	r1, #4
 80022e0:	4618      	mov	r0, r3
 80022e2:	f001 f8b1 	bl	8003448 <CODEC_IO_Write>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461a      	mov	r2, r3
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	4413      	add	r3, r2
 80022ee:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80022f0:	89fb      	ldrh	r3, [r7, #14]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	22db      	movs	r2, #219	@ 0xdb
 80022f6:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80022fa:	4618      	mov	r0, r3
 80022fc:	f001 f8a4 	bl	8003448 <CODEC_IO_Write>
 8002300:	4603      	mov	r3, r0
 8002302:	461a      	mov	r2, r3
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	4413      	add	r3, r2
 8002308:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800230a:	89fb      	ldrh	r3, [r7, #14]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002312:	2102      	movs	r1, #2
 8002314:	4618      	mov	r0, r3
 8002316:	f001 f897 	bl	8003448 <CODEC_IO_Write>
 800231a:	4603      	mov	r3, r0
 800231c:	461a      	mov	r2, r3
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	4413      	add	r3, r2
 8002322:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002324:	89fb      	ldrh	r3, [r7, #14]
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2202      	movs	r2, #2
 800232a:	f240 6106 	movw	r1, #1542	@ 0x606
 800232e:	4618      	mov	r0, r3
 8002330:	f001 f88a 	bl	8003448 <CODEC_IO_Write>
 8002334:	4603      	mov	r3, r0
 8002336:	461a      	mov	r2, r3
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	4413      	add	r3, r2
 800233c:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800233e:	89fb      	ldrh	r3, [r7, #14]
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2202      	movs	r2, #2
 8002344:	f240 6107 	movw	r1, #1543	@ 0x607
 8002348:	4618      	mov	r0, r3
 800234a:	f001 f87d 	bl	8003448 <CODEC_IO_Write>
 800234e:	4603      	mov	r3, r0
 8002350:	461a      	mov	r2, r3
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	4413      	add	r3, r2
 8002356:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002358:	89fb      	ldrh	r3, [r7, #14]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	220d      	movs	r2, #13
 800235e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002362:	4618      	mov	r0, r3
 8002364:	f001 f870 	bl	8003448 <CODEC_IO_Write>
 8002368:	4603      	mov	r3, r0
 800236a:	461a      	mov	r2, r3
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	4413      	add	r3, r2
 8002370:	61fb      	str	r3, [r7, #28]
      break;
 8002372:	e0d0      	b.n	8002516 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8002374:	89fb      	ldrh	r3, [r7, #14]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 800237c:	2104      	movs	r1, #4
 800237e:	4618      	mov	r0, r3
 8002380:	f001 f862 	bl	8003448 <CODEC_IO_Write>
 8002384:	4603      	mov	r3, r0
 8002386:	461a      	mov	r2, r3
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	4413      	add	r3, r2
 800238c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800238e:	89fb      	ldrh	r3, [r7, #14]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	22db      	movs	r2, #219	@ 0xdb
 8002394:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002398:	4618      	mov	r0, r3
 800239a:	f001 f855 	bl	8003448 <CODEC_IO_Write>
 800239e:	4603      	mov	r3, r0
 80023a0:	461a      	mov	r2, r3
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	4413      	add	r3, r2
 80023a6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80023a8:	89fb      	ldrh	r3, [r7, #14]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	f246 3250 	movw	r2, #25424	@ 0x6350
 80023b0:	2102      	movs	r1, #2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f001 f848 	bl	8003448 <CODEC_IO_Write>
 80023b8:	4603      	mov	r3, r0
 80023ba:	461a      	mov	r2, r3
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	4413      	add	r3, r2
 80023c0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80023c2:	89fb      	ldrh	r3, [r7, #14]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2202      	movs	r2, #2
 80023c8:	f240 6106 	movw	r1, #1542	@ 0x606
 80023cc:	4618      	mov	r0, r3
 80023ce:	f001 f83b 	bl	8003448 <CODEC_IO_Write>
 80023d2:	4603      	mov	r3, r0
 80023d4:	461a      	mov	r2, r3
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	4413      	add	r3, r2
 80023da:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80023dc:	89fb      	ldrh	r3, [r7, #14]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2202      	movs	r2, #2
 80023e2:	f240 6107 	movw	r1, #1543	@ 0x607
 80023e6:	4618      	mov	r0, r3
 80023e8:	f001 f82e 	bl	8003448 <CODEC_IO_Write>
 80023ec:	4603      	mov	r3, r0
 80023ee:	461a      	mov	r2, r3
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	4413      	add	r3, r2
 80023f4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	220d      	movs	r2, #13
 80023fc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002400:	4618      	mov	r0, r3
 8002402:	f001 f821 	bl	8003448 <CODEC_IO_Write>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	4413      	add	r3, r2
 800240e:	61fb      	str	r3, [r7, #28]
      break; 
 8002410:	e081      	b.n	8002516 <wm8994_Init+0x702>
 8002412:	bf00      	nop
 8002414:	200006f0 	.word	0x200006f0
 8002418:	200006f4 	.word	0x200006f4
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 800241c:	89fb      	ldrh	r3, [r7, #14]
 800241e:	b2db      	uxtb	r3, r3
 8002420:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002424:	2104      	movs	r1, #4
 8002426:	4618      	mov	r0, r3
 8002428:	f001 f80e 	bl	8003448 <CODEC_IO_Write>
 800242c:	4603      	mov	r3, r0
 800242e:	461a      	mov	r2, r3
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	4413      	add	r3, r2
 8002434:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8002436:	89fb      	ldrh	r3, [r7, #14]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	22db      	movs	r2, #219	@ 0xdb
 800243c:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002440:	4618      	mov	r0, r3
 8002442:	f001 f801 	bl	8003448 <CODEC_IO_Write>
 8002446:	4603      	mov	r3, r0
 8002448:	461a      	mov	r2, r3
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	4413      	add	r3, r2
 800244e:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002450:	89fb      	ldrh	r3, [r7, #14]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	22db      	movs	r2, #219	@ 0xdb
 8002456:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fff4 	bl	8003448 <CODEC_IO_Write>
 8002460:	4603      	mov	r3, r0
 8002462:	461a      	mov	r2, r3
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	4413      	add	r3, r2
 8002468:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 800246a:	89fb      	ldrh	r3, [r7, #14]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8002472:	2102      	movs	r1, #2
 8002474:	4618      	mov	r0, r3
 8002476:	f000 ffe7 	bl	8003448 <CODEC_IO_Write>
 800247a:	4603      	mov	r3, r0
 800247c:	461a      	mov	r2, r3
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	4413      	add	r3, r2
 8002482:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002484:	89fb      	ldrh	r3, [r7, #14]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2202      	movs	r2, #2
 800248a:	f240 6106 	movw	r1, #1542	@ 0x606
 800248e:	4618      	mov	r0, r3
 8002490:	f000 ffda 	bl	8003448 <CODEC_IO_Write>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	4413      	add	r3, r2
 800249c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800249e:	89fb      	ldrh	r3, [r7, #14]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2202      	movs	r2, #2
 80024a4:	f240 6107 	movw	r1, #1543	@ 0x607
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 ffcd 	bl	8003448 <CODEC_IO_Write>
 80024ae:	4603      	mov	r3, r0
 80024b0:	461a      	mov	r2, r3
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	4413      	add	r3, r2
 80024b6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80024b8:	89fb      	ldrh	r3, [r7, #14]
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2202      	movs	r2, #2
 80024be:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80024c2:	4618      	mov	r0, r3
 80024c4:	f000 ffc0 	bl	8003448 <CODEC_IO_Write>
 80024c8:	4603      	mov	r3, r0
 80024ca:	461a      	mov	r2, r3
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	4413      	add	r3, r2
 80024d0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80024d2:	89fb      	ldrh	r3, [r7, #14]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2202      	movs	r2, #2
 80024d8:	f240 6109 	movw	r1, #1545	@ 0x609
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 ffb3 	bl	8003448 <CODEC_IO_Write>
 80024e2:	4603      	mov	r3, r0
 80024e4:	461a      	mov	r2, r3
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	4413      	add	r3, r2
 80024ea:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80024ec:	89fb      	ldrh	r3, [r7, #14]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	220d      	movs	r2, #13
 80024f2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 ffa6 	bl	8003448 <CODEC_IO_Write>
 80024fc:	4603      	mov	r3, r0
 80024fe:	461a      	mov	r2, r3
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	4413      	add	r3, r2
 8002504:	61fb      	str	r3, [r7, #28]
      break;    
 8002506:	e006      	b.n	8002516 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	3301      	adds	r3, #1
 800250c:	61fb      	str	r3, [r7, #28]
      break;
 800250e:	e002      	b.n	8002516 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8002510:	4ba4      	ldr	r3, [pc, #656]	@ (80027a4 <wm8994_Init+0x990>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4aa3      	ldr	r2, [pc, #652]	@ (80027a8 <wm8994_Init+0x994>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d079      	beq.n	8002612 <wm8994_Init+0x7fe>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4aa1      	ldr	r2, [pc, #644]	@ (80027a8 <wm8994_Init+0x994>)
 8002522:	4293      	cmp	r3, r2
 8002524:	f200 80ad 	bhi.w	8002682 <wm8994_Init+0x86e>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800252e:	4293      	cmp	r3, r2
 8002530:	d061      	beq.n	80025f6 <wm8994_Init+0x7e2>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002538:	4293      	cmp	r3, r2
 800253a:	f200 80a2 	bhi.w	8002682 <wm8994_Init+0x86e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002544:	4293      	cmp	r3, r2
 8002546:	f000 808e 	beq.w	8002666 <wm8994_Init+0x852>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002550:	4293      	cmp	r3, r2
 8002552:	f200 8096 	bhi.w	8002682 <wm8994_Init+0x86e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800255c:	d03d      	beq.n	80025da <wm8994_Init+0x7c6>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002564:	f200 808d 	bhi.w	8002682 <wm8994_Init+0x86e>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f245 6222 	movw	r2, #22050	@ 0x5622
 800256e:	4293      	cmp	r3, r2
 8002570:	d06b      	beq.n	800264a <wm8994_Init+0x836>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f245 6222 	movw	r2, #22050	@ 0x5622
 8002578:	4293      	cmp	r3, r2
 800257a:	f200 8082 	bhi.w	8002682 <wm8994_Init+0x86e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002584:	d01b      	beq.n	80025be <wm8994_Init+0x7aa>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800258c:	d879      	bhi.n	8002682 <wm8994_Init+0x86e>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002594:	d005      	beq.n	80025a2 <wm8994_Init+0x78e>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800259c:	4293      	cmp	r3, r2
 800259e:	d046      	beq.n	800262e <wm8994_Init+0x81a>
 80025a0:	e06f      	b.n	8002682 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80025a2:	89fb      	ldrh	r3, [r7, #14]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2203      	movs	r2, #3
 80025a8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 ff4b 	bl	8003448 <CODEC_IO_Write>
 80025b2:	4603      	mov	r3, r0
 80025b4:	461a      	mov	r2, r3
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	4413      	add	r3, r2
 80025ba:	61fb      	str	r3, [r7, #28]
    break;
 80025bc:	e06f      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80025be:	89fb      	ldrh	r3, [r7, #14]
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2233      	movs	r2, #51	@ 0x33
 80025c4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 ff3d 	bl	8003448 <CODEC_IO_Write>
 80025ce:	4603      	mov	r3, r0
 80025d0:	461a      	mov	r2, r3
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	4413      	add	r3, r2
 80025d6:	61fb      	str	r3, [r7, #28]
    break;
 80025d8:	e061      	b.n	800269e <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80025da:	89fb      	ldrh	r3, [r7, #14]
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2263      	movs	r2, #99	@ 0x63
 80025e0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 ff2f 	bl	8003448 <CODEC_IO_Write>
 80025ea:	4603      	mov	r3, r0
 80025ec:	461a      	mov	r2, r3
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	4413      	add	r3, r2
 80025f2:	61fb      	str	r3, [r7, #28]
    break;
 80025f4:	e053      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80025f6:	89fb      	ldrh	r3, [r7, #14]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2283      	movs	r2, #131	@ 0x83
 80025fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002600:	4618      	mov	r0, r3
 8002602:	f000 ff21 	bl	8003448 <CODEC_IO_Write>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	4413      	add	r3, r2
 800260e:	61fb      	str	r3, [r7, #28]
    break;
 8002610:	e045      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8002612:	89fb      	ldrh	r3, [r7, #14]
 8002614:	b2db      	uxtb	r3, r3
 8002616:	22a3      	movs	r2, #163	@ 0xa3
 8002618:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800261c:	4618      	mov	r0, r3
 800261e:	f000 ff13 	bl	8003448 <CODEC_IO_Write>
 8002622:	4603      	mov	r3, r0
 8002624:	461a      	mov	r2, r3
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	4413      	add	r3, r2
 800262a:	61fb      	str	r3, [r7, #28]
    break;
 800262c:	e037      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 800262e:	89fb      	ldrh	r3, [r7, #14]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2213      	movs	r2, #19
 8002634:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002638:	4618      	mov	r0, r3
 800263a:	f000 ff05 	bl	8003448 <CODEC_IO_Write>
 800263e:	4603      	mov	r3, r0
 8002640:	461a      	mov	r2, r3
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	4413      	add	r3, r2
 8002646:	61fb      	str	r3, [r7, #28]
    break;
 8002648:	e029      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800264a:	89fb      	ldrh	r3, [r7, #14]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2243      	movs	r2, #67	@ 0x43
 8002650:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fef7 	bl	8003448 <CODEC_IO_Write>
 800265a:	4603      	mov	r3, r0
 800265c:	461a      	mov	r2, r3
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	4413      	add	r3, r2
 8002662:	61fb      	str	r3, [r7, #28]
    break;
 8002664:	e01b      	b.n	800269e <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8002666:	89fb      	ldrh	r3, [r7, #14]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2273      	movs	r2, #115	@ 0x73
 800266c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002670:	4618      	mov	r0, r3
 8002672:	f000 fee9 	bl	8003448 <CODEC_IO_Write>
 8002676:	4603      	mov	r3, r0
 8002678:	461a      	mov	r2, r3
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	4413      	add	r3, r2
 800267e:	61fb      	str	r3, [r7, #28]
    break; 
 8002680:	e00d      	b.n	800269e <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8002682:	89fb      	ldrh	r3, [r7, #14]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2283      	movs	r2, #131	@ 0x83
 8002688:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800268c:	4618      	mov	r0, r3
 800268e:	f000 fedb 	bl	8003448 <CODEC_IO_Write>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	4413      	add	r3, r2
 800269a:	61fb      	str	r3, [r7, #28]
    break; 
 800269c:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800269e:	8afb      	ldrh	r3, [r7, #22]
 80026a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026a4:	d10e      	bne.n	80026c4 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 80026a6:	89fb      	ldrh	r3, [r7, #14]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	f244 0218 	movw	r2, #16408	@ 0x4018
 80026ae:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 fec8 	bl	8003448 <CODEC_IO_Write>
 80026b8:	4603      	mov	r3, r0
 80026ba:	461a      	mov	r2, r3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	4413      	add	r3, r2
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	e00d      	b.n	80026e0 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 80026c4:	89fb      	ldrh	r3, [r7, #14]
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f244 0210 	movw	r2, #16400	@ 0x4010
 80026cc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80026d0:	4618      	mov	r0, r3
 80026d2:	f000 feb9 	bl	8003448 <CODEC_IO_Write>
 80026d6:	4603      	mov	r3, r0
 80026d8:	461a      	mov	r2, r3
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	4413      	add	r3, r2
 80026de:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 80026e0:	89fb      	ldrh	r3, [r7, #14]
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2200      	movs	r2, #0
 80026e6:	f240 3102 	movw	r1, #770	@ 0x302
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 feac 	bl	8003448 <CODEC_IO_Write>
 80026f0:	4603      	mov	r3, r0
 80026f2:	461a      	mov	r2, r3
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4413      	add	r3, r2
 80026f8:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80026fa:	89fb      	ldrh	r3, [r7, #14]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	220a      	movs	r2, #10
 8002700:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8002704:	4618      	mov	r0, r3
 8002706:	f000 fe9f 	bl	8003448 <CODEC_IO_Write>
 800270a:	4603      	mov	r3, r0
 800270c:	461a      	mov	r2, r3
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	4413      	add	r3, r2
 8002712:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8002714:	89fb      	ldrh	r3, [r7, #14]
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2201      	movs	r2, #1
 800271a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800271e:	4618      	mov	r0, r3
 8002720:	f000 fe92 	bl	8003448 <CODEC_IO_Write>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	4413      	add	r3, r2
 800272c:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 800272e:	8b3b      	ldrh	r3, [r7, #24]
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 817b 	beq.w	8002a2c <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8002736:	8b3b      	ldrh	r3, [r7, #24]
 8002738:	2b02      	cmp	r3, #2
 800273a:	d157      	bne.n	80027ec <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 800273c:	89fb      	ldrh	r3, [r7, #14]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002744:	212d      	movs	r1, #45	@ 0x2d
 8002746:	4618      	mov	r0, r3
 8002748:	f000 fe7e 	bl	8003448 <CODEC_IO_Write>
 800274c:	4603      	mov	r3, r0
 800274e:	461a      	mov	r2, r3
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	4413      	add	r3, r2
 8002754:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8002756:	89fb      	ldrh	r3, [r7, #14]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800275e:	212e      	movs	r1, #46	@ 0x2e
 8002760:	4618      	mov	r0, r3
 8002762:	f000 fe71 	bl	8003448 <CODEC_IO_Write>
 8002766:	4603      	mov	r3, r0
 8002768:	461a      	mov	r2, r3
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	4413      	add	r3, r2
 800276e:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8002770:	4b0e      	ldr	r3, [pc, #56]	@ (80027ac <wm8994_Init+0x998>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01b      	beq.n	80027b0 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8002778:	89fb      	ldrh	r3, [r7, #14]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8002780:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002784:	4618      	mov	r0, r3
 8002786:	f000 fe5f 	bl	8003448 <CODEC_IO_Write>
 800278a:	4603      	mov	r3, r0
 800278c:	461a      	mov	r2, r3
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	4413      	add	r3, r2
 8002792:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8002794:	4b05      	ldr	r3, [pc, #20]	@ (80027ac <wm8994_Init+0x998>)
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 800279a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800279e:	f001 f829 	bl	80037f4 <AUDIO_IO_Delay>
 80027a2:	e016      	b.n	80027d2 <wm8994_Init+0x9be>
 80027a4:	200006f4 	.word	0x200006f4
 80027a8:	00017700 	.word	0x00017700
 80027ac:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 80027b0:	89fb      	ldrh	r3, [r7, #14]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f248 1208 	movw	r2, #33032	@ 0x8108
 80027b8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 fe43 	bl	8003448 <CODEC_IO_Write>
 80027c2:	4603      	mov	r3, r0
 80027c4:	461a      	mov	r2, r3
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	4413      	add	r3, r2
 80027ca:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 80027cc:	2032      	movs	r0, #50	@ 0x32
 80027ce:	f001 f811 	bl	80037f4 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 80027d2:	89fb      	ldrh	r3, [r7, #14]
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2200      	movs	r2, #0
 80027d8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 fe33 	bl	8003448 <CODEC_IO_Write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	461a      	mov	r2, r3
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	4413      	add	r3, r2
 80027ea:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 80027ec:	89fb      	ldrh	r3, [r7, #14]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80027f4:	2103      	movs	r1, #3
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 fe26 	bl	8003448 <CODEC_IO_Write>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	4413      	add	r3, r2
 8002804:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8002806:	89fb      	ldrh	r3, [r7, #14]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2200      	movs	r2, #0
 800280c:	2122      	movs	r1, #34	@ 0x22
 800280e:	4618      	mov	r0, r3
 8002810:	f000 fe1a 	bl	8003448 <CODEC_IO_Write>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	4413      	add	r3, r2
 800281c:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2200      	movs	r2, #0
 8002824:	2123      	movs	r1, #35	@ 0x23
 8002826:	4618      	mov	r0, r3
 8002828:	f000 fe0e 	bl	8003448 <CODEC_IO_Write>
 800282c:	4603      	mov	r3, r0
 800282e:	461a      	mov	r2, r3
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	4413      	add	r3, r2
 8002834:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8002836:	89fb      	ldrh	r3, [r7, #14]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800283e:	2136      	movs	r1, #54	@ 0x36
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fe01 	bl	8003448 <CODEC_IO_Write>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	4413      	add	r3, r2
 800284e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8002850:	89fb      	ldrh	r3, [r7, #14]
 8002852:	b2db      	uxtb	r3, r3
 8002854:	f243 0203 	movw	r2, #12291	@ 0x3003
 8002858:	2101      	movs	r1, #1
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fdf4 	bl	8003448 <CODEC_IO_Write>
 8002860:	4603      	mov	r3, r0
 8002862:	461a      	mov	r2, r3
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	4413      	add	r3, r2
 8002868:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800286a:	8afb      	ldrh	r3, [r7, #22]
 800286c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002870:	d10d      	bne.n	800288e <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8002872:	89fb      	ldrh	r3, [r7, #14]
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f240 2205 	movw	r2, #517	@ 0x205
 800287a:	2151      	movs	r1, #81	@ 0x51
 800287c:	4618      	mov	r0, r3
 800287e:	f000 fde3 	bl	8003448 <CODEC_IO_Write>
 8002882:	4603      	mov	r3, r0
 8002884:	461a      	mov	r2, r3
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	4413      	add	r3, r2
 800288a:	61fb      	str	r3, [r7, #28]
 800288c:	e00b      	b.n	80028a6 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 800288e:	89fb      	ldrh	r3, [r7, #14]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2205      	movs	r2, #5
 8002894:	2151      	movs	r1, #81	@ 0x51
 8002896:	4618      	mov	r0, r3
 8002898:	f000 fdd6 	bl	8003448 <CODEC_IO_Write>
 800289c:	4603      	mov	r3, r0
 800289e:	461a      	mov	r2, r3
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	4413      	add	r3, r2
 80028a4:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 80028a6:	8b7b      	ldrh	r3, [r7, #26]
 80028a8:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 80028ac:	f043 0303 	orr.w	r3, r3, #3
 80028b0:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80028b2:	89fb      	ldrh	r3, [r7, #14]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	8b7a      	ldrh	r2, [r7, #26]
 80028b8:	2101      	movs	r1, #1
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 fdc4 	bl	8003448 <CODEC_IO_Write>
 80028c0:	4603      	mov	r3, r0
 80028c2:	461a      	mov	r2, r3
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	4413      	add	r3, r2
 80028c8:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 80028ca:	89fb      	ldrh	r3, [r7, #14]
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2222      	movs	r2, #34	@ 0x22
 80028d0:	2160      	movs	r1, #96	@ 0x60
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fdb8 	bl	8003448 <CODEC_IO_Write>
 80028d8:	4603      	mov	r3, r0
 80028da:	461a      	mov	r2, r3
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	4413      	add	r3, r2
 80028e0:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 80028e2:	89fb      	ldrh	r3, [r7, #14]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	f649 7225 	movw	r2, #40741	@ 0x9f25
 80028ea:	214c      	movs	r1, #76	@ 0x4c
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 fdab 	bl	8003448 <CODEC_IO_Write>
 80028f2:	4603      	mov	r3, r0
 80028f4:	461a      	mov	r2, r3
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	4413      	add	r3, r2
 80028fa:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 80028fc:	200f      	movs	r0, #15
 80028fe:	f000 ff79 	bl	80037f4 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8002902:	89fb      	ldrh	r3, [r7, #14]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2201      	movs	r2, #1
 8002908:	212d      	movs	r1, #45	@ 0x2d
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fd9c 	bl	8003448 <CODEC_IO_Write>
 8002910:	4603      	mov	r3, r0
 8002912:	461a      	mov	r2, r3
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	4413      	add	r3, r2
 8002918:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 800291a:	89fb      	ldrh	r3, [r7, #14]
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2201      	movs	r2, #1
 8002920:	212e      	movs	r1, #46	@ 0x2e
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fd90 	bl	8003448 <CODEC_IO_Write>
 8002928:	4603      	mov	r3, r0
 800292a:	461a      	mov	r2, r3
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	4413      	add	r3, r2
 8002930:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8002932:	89fb      	ldrh	r3, [r7, #14]
 8002934:	b2db      	uxtb	r3, r3
 8002936:	f44f 724c 	mov.w	r2, #816	@ 0x330
 800293a:	2103      	movs	r1, #3
 800293c:	4618      	mov	r0, r3
 800293e:	f000 fd83 	bl	8003448 <CODEC_IO_Write>
 8002942:	4603      	mov	r3, r0
 8002944:	461a      	mov	r2, r3
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	4413      	add	r3, r2
 800294a:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 800294c:	89fb      	ldrh	r3, [r7, #14]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2233      	movs	r2, #51	@ 0x33
 8002952:	2154      	movs	r1, #84	@ 0x54
 8002954:	4618      	mov	r0, r3
 8002956:	f000 fd77 	bl	8003448 <CODEC_IO_Write>
 800295a:	4603      	mov	r3, r0
 800295c:	461a      	mov	r2, r3
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	4413      	add	r3, r2
 8002962:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8002964:	f240 1001 	movw	r0, #257	@ 0x101
 8002968:	f000 ff44 	bl	80037f4 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 800296c:	89fb      	ldrh	r3, [r7, #14]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	22ee      	movs	r2, #238	@ 0xee
 8002972:	2160      	movs	r1, #96	@ 0x60
 8002974:	4618      	mov	r0, r3
 8002976:	f000 fd67 	bl	8003448 <CODEC_IO_Write>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	4413      	add	r3, r2
 8002982:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8002984:	89fb      	ldrh	r3, [r7, #14]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	22c0      	movs	r2, #192	@ 0xc0
 800298a:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fd5a 	bl	8003448 <CODEC_IO_Write>
 8002994:	4603      	mov	r3, r0
 8002996:	461a      	mov	r2, r3
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	4413      	add	r3, r2
 800299c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 800299e:	89fb      	ldrh	r3, [r7, #14]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	22c0      	movs	r2, #192	@ 0xc0
 80029a4:	f240 6111 	movw	r1, #1553	@ 0x611
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 fd4d 	bl	8003448 <CODEC_IO_Write>
 80029ae:	4603      	mov	r3, r0
 80029b0:	461a      	mov	r2, r3
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	4413      	add	r3, r2
 80029b6:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80029b8:	89fb      	ldrh	r3, [r7, #14]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2210      	movs	r2, #16
 80029be:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 fd40 	bl	8003448 <CODEC_IO_Write>
 80029c8:	4603      	mov	r3, r0
 80029ca:	461a      	mov	r2, r3
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	4413      	add	r3, r2
 80029d0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 80029d2:	89fb      	ldrh	r3, [r7, #14]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	22c0      	movs	r2, #192	@ 0xc0
 80029d8:	f240 6112 	movw	r1, #1554	@ 0x612
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 fd33 	bl	8003448 <CODEC_IO_Write>
 80029e2:	4603      	mov	r3, r0
 80029e4:	461a      	mov	r2, r3
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	4413      	add	r3, r2
 80029ea:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 80029ec:	89fb      	ldrh	r3, [r7, #14]
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	22c0      	movs	r2, #192	@ 0xc0
 80029f2:	f240 6113 	movw	r1, #1555	@ 0x613
 80029f6:	4618      	mov	r0, r3
 80029f8:	f000 fd26 	bl	8003448 <CODEC_IO_Write>
 80029fc:	4603      	mov	r3, r0
 80029fe:	461a      	mov	r2, r3
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	4413      	add	r3, r2
 8002a04:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002a06:	89fb      	ldrh	r3, [r7, #14]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2210      	movs	r2, #16
 8002a0c:	f240 4122 	movw	r1, #1058	@ 0x422
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fd19 	bl	8003448 <CODEC_IO_Write>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002a20:	7afa      	ldrb	r2, [r7, #11]
 8002a22:	89fb      	ldrh	r3, [r7, #14]
 8002a24:	4611      	mov	r1, r2
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f984 	bl	8002d34 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8002a2c:	8afb      	ldrh	r3, [r7, #22]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80a6 	beq.w	8002b80 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8002a34:	8afb      	ldrh	r3, [r7, #22]
 8002a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a3a:	d003      	beq.n	8002a44 <wm8994_Init+0xc30>
 8002a3c:	8afb      	ldrh	r3, [r7, #22]
 8002a3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a42:	d12b      	bne.n	8002a9c <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002a44:	8b7b      	ldrh	r3, [r7, #26]
 8002a46:	f043 0313 	orr.w	r3, r3, #19
 8002a4a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002a4c:	89fb      	ldrh	r3, [r7, #14]
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	8b7a      	ldrh	r2, [r7, #26]
 8002a52:	2101      	movs	r1, #1
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 fcf7 	bl	8003448 <CODEC_IO_Write>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	4413      	add	r3, r2
 8002a62:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002a64:	89fb      	ldrh	r3, [r7, #14]
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2202      	movs	r2, #2
 8002a6a:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 fcea 	bl	8003448 <CODEC_IO_Write>
 8002a74:	4603      	mov	r3, r0
 8002a76:	461a      	mov	r2, r3
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8002a7e:	89fb      	ldrh	r3, [r7, #14]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002a86:	f240 4111 	movw	r1, #1041	@ 0x411
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f000 fcdc 	bl	8003448 <CODEC_IO_Write>
 8002a90:	4603      	mov	r3, r0
 8002a92:	461a      	mov	r2, r3
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	4413      	add	r3, r2
 8002a98:	61fb      	str	r3, [r7, #28]
 8002a9a:	e06b      	b.n	8002b74 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002a9c:	8afb      	ldrh	r3, [r7, #22]
 8002a9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002aa2:	d139      	bne.n	8002b18 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002aa4:	8b7b      	ldrh	r3, [r7, #26]
 8002aa6:	f043 0313 	orr.w	r3, r3, #19
 8002aaa:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002aac:	89fb      	ldrh	r3, [r7, #14]
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	8b7a      	ldrh	r2, [r7, #26]
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f000 fcc7 	bl	8003448 <CODEC_IO_Write>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002ac4:	89fb      	ldrh	r3, [r7, #14]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2202      	movs	r2, #2
 8002aca:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 fcba 	bl	8003448 <CODEC_IO_Write>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	4413      	add	r3, r2
 8002adc:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002ade:	89fb      	ldrh	r3, [r7, #14]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002ae6:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 fcac 	bl	8003448 <CODEC_IO_Write>
 8002af0:	4603      	mov	r3, r0
 8002af2:	461a      	mov	r2, r3
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	4413      	add	r3, r2
 8002af8:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8002afa:	89fb      	ldrh	r3, [r7, #14]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002b02:	f240 4111 	movw	r1, #1041	@ 0x411
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 fc9e 	bl	8003448 <CODEC_IO_Write>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	461a      	mov	r2, r3
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	4413      	add	r3, r2
 8002b14:	61fb      	str	r3, [r7, #28]
 8002b16:	e02d      	b.n	8002b74 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8002b18:	8afb      	ldrh	r3, [r7, #22]
 8002b1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b1e:	d003      	beq.n	8002b28 <wm8994_Init+0xd14>
 8002b20:	8afb      	ldrh	r3, [r7, #22]
 8002b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b26:	d125      	bne.n	8002b74 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8002b28:	89fb      	ldrh	r3, [r7, #14]
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	220b      	movs	r2, #11
 8002b2e:	2118      	movs	r1, #24
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fc89 	bl	8003448 <CODEC_IO_Write>
 8002b36:	4603      	mov	r3, r0
 8002b38:	461a      	mov	r2, r3
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8002b40:	89fb      	ldrh	r3, [r7, #14]
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	220b      	movs	r2, #11
 8002b46:	211a      	movs	r1, #26
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fc7d 	bl	8003448 <CODEC_IO_Write>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	461a      	mov	r2, r3
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002b58:	89fb      	ldrh	r3, [r7, #14]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002b60:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002b64:	4618      	mov	r0, r3
 8002b66:	f000 fc6f 	bl	8003448 <CODEC_IO_Write>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	4413      	add	r3, r2
 8002b72:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002b74:	7afa      	ldrb	r2, [r7, #11]
 8002b76:	89fb      	ldrh	r3, [r7, #14]
 8002b78:	4611      	mov	r1, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 f8da 	bl	8002d34 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8002b80:	69fb      	ldr	r3, [r7, #28]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3720      	adds	r7, #32
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop

08002b8c <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002b90:	f000 fdd2 	bl	8003738 <AUDIO_IO_DeInit>
}
 8002b94:	bf00      	nop
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002ba2:	f000 fdbf 	bl	8003724 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2100      	movs	r1, #0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 fdf5 	bl	800379c <AUDIO_IO_Read>
 8002bb2:	4603      	mov	r3, r0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	80fb      	strh	r3, [r7, #6]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 f9d1 	bl	8002f7c <wm8994_SetMute>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002be2:	68fb      	ldr	r3, [r7, #12]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 f9bc 	bl	8002f7c <wm8994_SetMute>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	4413      	add	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8002c0c:	88fb      	ldrh	r3, [r7, #6]
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2201      	movs	r2, #1
 8002c12:	2102      	movs	r1, #2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 fc17 	bl	8003448 <CODEC_IO_Write>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4413      	add	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002c24:	68fb      	ldr	r3, [r7, #12]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b084      	sub	sp, #16
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	4603      	mov	r3, r0
 8002c36:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002c3c:	88fb      	ldrh	r3, [r7, #6]
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 f99b 	bl	8002f7c <wm8994_SetMute>
 8002c46:	4602      	mov	r2, r0
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	6039      	str	r1, [r7, #0]
 8002c62:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8002c68:	4b31      	ldr	r3, [pc, #196]	@ (8002d30 <wm8994_Stop+0xd8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d05a      	beq.n	8002d26 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	2101      	movs	r1, #1
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 f981 	bl	8002f7c <wm8994_SetMute>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4413      	add	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d04e      	beq.n	8002d26 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c90:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 fbd7 	bl	8003448 <CODEC_IO_Write>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8002ca4:	88fb      	ldrh	r3, [r7, #6]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cac:	f240 4122 	movw	r1, #1058	@ 0x422
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 fbc9 	bl	8003448 <CODEC_IO_Write>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	461a      	mov	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8002cc0:	88fb      	ldrh	r3, [r7, #6]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	212d      	movs	r1, #45	@ 0x2d
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fbbd 	bl	8003448 <CODEC_IO_Write>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2200      	movs	r2, #0
 8002cde:	212e      	movs	r1, #46	@ 0x2e
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fbb1 	bl	8003448 <CODEC_IO_Write>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4413      	add	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8002cf0:	88fb      	ldrh	r3, [r7, #6]
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2105      	movs	r1, #5
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fba5 	bl	8003448 <CODEC_IO_Write>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4413      	add	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8002d08:	88fb      	ldrh	r3, [r7, #6]
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 fb99 	bl	8003448 <CODEC_IO_Write>
 8002d16:	4603      	mov	r3, r0
 8002d18:	461a      	mov	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8002d20:	4b03      	ldr	r3, [pc, #12]	@ (8002d30 <wm8994_Stop+0xd8>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8002d26:	68fb      	ldr	r3, [r7, #12]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	200006f0 	.word	0x200006f0

08002d34 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	460a      	mov	r2, r1
 8002d3e:	80fb      	strh	r3, [r7, #6]
 8002d40:	4613      	mov	r3, r2
 8002d42:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8002d44:	2300      	movs	r3, #0
 8002d46:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8002d48:	797b      	ldrb	r3, [r7, #5]
 8002d4a:	2b64      	cmp	r3, #100	@ 0x64
 8002d4c:	d80b      	bhi.n	8002d66 <wm8994_SetVolume+0x32>
 8002d4e:	797a      	ldrb	r2, [r7, #5]
 8002d50:	4613      	mov	r3, r2
 8002d52:	019b      	lsls	r3, r3, #6
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	4a86      	ldr	r2, [pc, #536]	@ (8002f70 <wm8994_SetVolume+0x23c>)
 8002d58:	fb82 1203 	smull	r1, r2, r2, r3
 8002d5c:	1152      	asrs	r2, r2, #5
 8002d5e:	17db      	asrs	r3, r3, #31
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	e000      	b.n	8002d68 <wm8994_SetVolume+0x34>
 8002d66:	2364      	movs	r3, #100	@ 0x64
 8002d68:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8002d6a:	4b82      	ldr	r3, [pc, #520]	@ (8002f74 <wm8994_SetVolume+0x240>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 809b 	beq.w	8002eaa <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8002d74:	7afb      	ldrb	r3, [r7, #11]
 8002d76:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d78:	d93d      	bls.n	8002df6 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 f8fc 	bl	8002f7c <wm8994_SetMute>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	4413      	add	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f240 127f 	movw	r2, #383	@ 0x17f
 8002d94:	211c      	movs	r1, #28
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 fb56 	bl	8003448 <CODEC_IO_Write>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	461a      	mov	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4413      	add	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8002da6:	88fb      	ldrh	r3, [r7, #6]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	f240 127f 	movw	r2, #383	@ 0x17f
 8002dae:	211d      	movs	r1, #29
 8002db0:	4618      	mov	r0, r3
 8002db2:	f000 fb49 	bl	8003448 <CODEC_IO_Write>
 8002db6:	4603      	mov	r3, r0
 8002db8:	461a      	mov	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8002dc0:	88fb      	ldrh	r3, [r7, #6]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	f240 127f 	movw	r2, #383	@ 0x17f
 8002dc8:	2126      	movs	r1, #38	@ 0x26
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 fb3c 	bl	8003448 <CODEC_IO_Write>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	f240 127f 	movw	r2, #383	@ 0x17f
 8002de2:	2127      	movs	r1, #39	@ 0x27
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 fb2f 	bl	8003448 <CODEC_IO_Write>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461a      	mov	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	4413      	add	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	e059      	b.n	8002eaa <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8002df6:	797b      	ldrb	r3, [r7, #5]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d109      	bne.n	8002e10 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	2101      	movs	r1, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 f8bb 	bl	8002f7c <wm8994_SetMute>
 8002e06:	4602      	mov	r2, r0
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	e04c      	b.n	8002eaa <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002e10:	88fb      	ldrh	r3, [r7, #6]
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 f8b1 	bl	8002f7c <wm8994_SetMute>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8002e22:	88fb      	ldrh	r3, [r7, #6]
 8002e24:	b2d8      	uxtb	r0, r3
 8002e26:	7afb      	ldrb	r3, [r7, #11]
 8002e28:	b21b      	sxth	r3, r3
 8002e2a:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002e2e:	b21b      	sxth	r3, r3
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	461a      	mov	r2, r3
 8002e34:	211c      	movs	r1, #28
 8002e36:	f000 fb07 	bl	8003448 <CODEC_IO_Write>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4413      	add	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8002e44:	88fb      	ldrh	r3, [r7, #6]
 8002e46:	b2d8      	uxtb	r0, r3
 8002e48:	7afb      	ldrb	r3, [r7, #11]
 8002e4a:	b21b      	sxth	r3, r3
 8002e4c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002e50:	b21b      	sxth	r3, r3
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	461a      	mov	r2, r3
 8002e56:	211d      	movs	r1, #29
 8002e58:	f000 faf6 	bl	8003448 <CODEC_IO_Write>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	b2d8      	uxtb	r0, r3
 8002e6a:	7afb      	ldrb	r3, [r7, #11]
 8002e6c:	b21b      	sxth	r3, r3
 8002e6e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002e72:	b21b      	sxth	r3, r3
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	461a      	mov	r2, r3
 8002e78:	2126      	movs	r1, #38	@ 0x26
 8002e7a:	f000 fae5 	bl	8003448 <CODEC_IO_Write>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	461a      	mov	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	4413      	add	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8002e88:	88fb      	ldrh	r3, [r7, #6]
 8002e8a:	b2d8      	uxtb	r0, r3
 8002e8c:	7afb      	ldrb	r3, [r7, #11]
 8002e8e:	b21b      	sxth	r3, r3
 8002e90:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002e94:	b21b      	sxth	r3, r3
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	2127      	movs	r1, #39	@ 0x27
 8002e9c:	f000 fad4 	bl	8003448 <CODEC_IO_Write>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8002eaa:	4b33      	ldr	r3, [pc, #204]	@ (8002f78 <wm8994_SetVolume+0x244>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d059      	beq.n	8002f66 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8002eb2:	797b      	ldrb	r3, [r7, #5]
 8002eb4:	2b63      	cmp	r3, #99	@ 0x63
 8002eb6:	d80c      	bhi.n	8002ed2 <wm8994_SetVolume+0x19e>
 8002eb8:	797a      	ldrb	r2, [r7, #5]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	4a2b      	ldr	r2, [pc, #172]	@ (8002f70 <wm8994_SetVolume+0x23c>)
 8002ec4:	fb82 1203 	smull	r1, r2, r2, r3
 8002ec8:	1152      	asrs	r2, r2, #5
 8002eca:	17db      	asrs	r3, r3, #31
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	e000      	b.n	8002ed4 <wm8994_SetVolume+0x1a0>
 8002ed2:	23ef      	movs	r3, #239	@ 0xef
 8002ed4:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	b2d8      	uxtb	r0, r3
 8002eda:	7afb      	ldrb	r3, [r7, #11]
 8002edc:	b21b      	sxth	r3, r3
 8002ede:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee2:	b21b      	sxth	r3, r3
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002eec:	f000 faac 	bl	8003448 <CODEC_IO_Write>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8002efa:	88fb      	ldrh	r3, [r7, #6]
 8002efc:	b2d8      	uxtb	r0, r3
 8002efe:	7afb      	ldrb	r3, [r7, #11]
 8002f00:	b21b      	sxth	r3, r3
 8002f02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f06:	b21b      	sxth	r3, r3
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	f240 4101 	movw	r1, #1025	@ 0x401
 8002f10:	f000 fa9a 	bl	8003448 <CODEC_IO_Write>
 8002f14:	4603      	mov	r3, r0
 8002f16:	461a      	mov	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	b2d8      	uxtb	r0, r3
 8002f22:	7afb      	ldrb	r3, [r7, #11]
 8002f24:	b21b      	sxth	r3, r3
 8002f26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f2a:	b21b      	sxth	r3, r3
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f240 4104 	movw	r1, #1028	@ 0x404
 8002f34:	f000 fa88 	bl	8003448 <CODEC_IO_Write>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4413      	add	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	b2d8      	uxtb	r0, r3
 8002f46:	7afb      	ldrb	r3, [r7, #11]
 8002f48:	b21b      	sxth	r3, r3
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4e:	b21b      	sxth	r3, r3
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	461a      	mov	r2, r3
 8002f54:	f240 4105 	movw	r1, #1029	@ 0x405
 8002f58:	f000 fa76 	bl	8003448 <CODEC_IO_Write>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4413      	add	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8002f66:	68fb      	ldr	r3, [r7, #12]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	51eb851f 	.word	0x51eb851f
 8002f74:	200006f0 	.word	0x200006f0
 8002f78:	200006f4 	.word	0x200006f4

08002f7c <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	6039      	str	r1, [r7, #0]
 8002f86:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8002f8c:	4b21      	ldr	r3, [pc, #132]	@ (8003014 <wm8994_SetMute+0x98>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d039      	beq.n	8003008 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d11c      	bne.n	8002fd4 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8002f9a:	88fb      	ldrh	r3, [r7, #6]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa2:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 fa4e 	bl	8003448 <CODEC_IO_Write>
 8002fac:	4603      	mov	r3, r0
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8002fb6:	88fb      	ldrh	r3, [r7, #6]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fbe:	f240 4122 	movw	r1, #1058	@ 0x422
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fa40 	bl	8003448 <CODEC_IO_Write>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4413      	add	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	e019      	b.n	8003008 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8002fd4:	88fb      	ldrh	r3, [r7, #6]
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2210      	movs	r2, #16
 8002fda:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f000 fa32 	bl	8003448 <CODEC_IO_Write>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002fee:	88fb      	ldrh	r3, [r7, #6]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2210      	movs	r2, #16
 8002ff4:	f240 4122 	movw	r1, #1058	@ 0x422
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 fa25 	bl	8003448 <CODEC_IO_Write>
 8002ffe:	4603      	mov	r3, r0
 8003000:	461a      	mov	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4413      	add	r3, r2
 8003006:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8003008:	68fb      	ldr	r3, [r7, #12]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	200006f0 	.word	0x200006f0

08003018 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	460a      	mov	r2, r1
 8003022:	80fb      	strh	r3, [r7, #6]
 8003024:	4613      	mov	r3, r2
 8003026:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800302c:	797b      	ldrb	r3, [r7, #5]
 800302e:	2b03      	cmp	r3, #3
 8003030:	f000 808c 	beq.w	800314c <wm8994_SetOutputMode+0x134>
 8003034:	2b03      	cmp	r3, #3
 8003036:	f300 80cb 	bgt.w	80031d0 <wm8994_SetOutputMode+0x1b8>
 800303a:	2b01      	cmp	r3, #1
 800303c:	d002      	beq.n	8003044 <wm8994_SetOutputMode+0x2c>
 800303e:	2b02      	cmp	r3, #2
 8003040:	d042      	beq.n	80030c8 <wm8994_SetOutputMode+0xb0>
 8003042:	e0c5      	b.n	80031d0 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003044:	88fb      	ldrh	r3, [r7, #6]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800304c:	2105      	movs	r1, #5
 800304e:	4618      	mov	r0, r3
 8003050:	f000 f9fa 	bl	8003448 <CODEC_IO_Write>
 8003054:	4603      	mov	r3, r0
 8003056:	461a      	mov	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4413      	add	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800305e:	88fb      	ldrh	r3, [r7, #6]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2200      	movs	r2, #0
 8003064:	f240 6101 	movw	r1, #1537	@ 0x601
 8003068:	4618      	mov	r0, r3
 800306a:	f000 f9ed 	bl	8003448 <CODEC_IO_Write>
 800306e:	4603      	mov	r3, r0
 8003070:	461a      	mov	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4413      	add	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003078:	88fb      	ldrh	r3, [r7, #6]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2200      	movs	r2, #0
 800307e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003082:	4618      	mov	r0, r3
 8003084:	f000 f9e0 	bl	8003448 <CODEC_IO_Write>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4413      	add	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2202      	movs	r2, #2
 8003098:	f240 6104 	movw	r1, #1540	@ 0x604
 800309c:	4618      	mov	r0, r3
 800309e:	f000 f9d3 	bl	8003448 <CODEC_IO_Write>
 80030a2:	4603      	mov	r3, r0
 80030a4:	461a      	mov	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	4413      	add	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80030ac:	88fb      	ldrh	r3, [r7, #6]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2202      	movs	r2, #2
 80030b2:	f240 6105 	movw	r1, #1541	@ 0x605
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 f9c6 	bl	8003448 <CODEC_IO_Write>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
    break;
 80030c6:	e0c5      	b.n	8003254 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80030c8:	88fb      	ldrh	r3, [r7, #6]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	f240 3203 	movw	r2, #771	@ 0x303
 80030d0:	2105      	movs	r1, #5
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 f9b8 	bl	8003448 <CODEC_IO_Write>
 80030d8:	4603      	mov	r3, r0
 80030da:	461a      	mov	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4413      	add	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2201      	movs	r2, #1
 80030e8:	f240 6101 	movw	r1, #1537	@ 0x601
 80030ec:	4618      	mov	r0, r3
 80030ee:	f000 f9ab 	bl	8003448 <CODEC_IO_Write>
 80030f2:	4603      	mov	r3, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4413      	add	r3, r2
 80030fa:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80030fc:	88fb      	ldrh	r3, [r7, #6]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2201      	movs	r2, #1
 8003102:	f240 6102 	movw	r1, #1538	@ 0x602
 8003106:	4618      	mov	r0, r3
 8003108:	f000 f99e 	bl	8003448 <CODEC_IO_Write>
 800310c:	4603      	mov	r3, r0
 800310e:	461a      	mov	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4413      	add	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003116:	88fb      	ldrh	r3, [r7, #6]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2200      	movs	r2, #0
 800311c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f991 	bl	8003448 <CODEC_IO_Write>
 8003126:	4603      	mov	r3, r0
 8003128:	461a      	mov	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4413      	add	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003130:	88fb      	ldrh	r3, [r7, #6]
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2200      	movs	r2, #0
 8003136:	f240 6105 	movw	r1, #1541	@ 0x605
 800313a:	4618      	mov	r0, r3
 800313c:	f000 f984 	bl	8003448 <CODEC_IO_Write>
 8003140:	4603      	mov	r3, r0
 8003142:	461a      	mov	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4413      	add	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
    break;
 800314a:	e083      	b.n	8003254 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	b2db      	uxtb	r3, r3
 8003150:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003154:	2105      	movs	r1, #5
 8003156:	4618      	mov	r0, r3
 8003158:	f000 f976 	bl	8003448 <CODEC_IO_Write>
 800315c:	4603      	mov	r3, r0
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2201      	movs	r2, #1
 800316c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003170:	4618      	mov	r0, r3
 8003172:	f000 f969 	bl	8003448 <CODEC_IO_Write>
 8003176:	4603      	mov	r3, r0
 8003178:	461a      	mov	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	4413      	add	r3, r2
 800317e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2201      	movs	r2, #1
 8003186:	f240 6102 	movw	r1, #1538	@ 0x602
 800318a:	4618      	mov	r0, r3
 800318c:	f000 f95c 	bl	8003448 <CODEC_IO_Write>
 8003190:	4603      	mov	r3, r0
 8003192:	461a      	mov	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4413      	add	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800319a:	88fb      	ldrh	r3, [r7, #6]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2202      	movs	r2, #2
 80031a0:	f240 6104 	movw	r1, #1540	@ 0x604
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 f94f 	bl	8003448 <CODEC_IO_Write>
 80031aa:	4603      	mov	r3, r0
 80031ac:	461a      	mov	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4413      	add	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2202      	movs	r2, #2
 80031ba:	f240 6105 	movw	r1, #1541	@ 0x605
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 f942 	bl	8003448 <CODEC_IO_Write>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461a      	mov	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]
    break;
 80031ce:	e041      	b.n	8003254 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80031d0:	88fb      	ldrh	r3, [r7, #6]
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f240 3203 	movw	r2, #771	@ 0x303
 80031d8:	2105      	movs	r1, #5
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f934 	bl	8003448 <CODEC_IO_Write>
 80031e0:	4603      	mov	r3, r0
 80031e2:	461a      	mov	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4413      	add	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80031ea:	88fb      	ldrh	r3, [r7, #6]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2201      	movs	r2, #1
 80031f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 f927 	bl	8003448 <CODEC_IO_Write>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461a      	mov	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	4413      	add	r3, r2
 8003202:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003204:	88fb      	ldrh	r3, [r7, #6]
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2201      	movs	r2, #1
 800320a:	f240 6102 	movw	r1, #1538	@ 0x602
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f91a 	bl	8003448 <CODEC_IO_Write>
 8003214:	4603      	mov	r3, r0
 8003216:	461a      	mov	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4413      	add	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800321e:	88fb      	ldrh	r3, [r7, #6]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2200      	movs	r2, #0
 8003224:	f240 6104 	movw	r1, #1540	@ 0x604
 8003228:	4618      	mov	r0, r3
 800322a:	f000 f90d 	bl	8003448 <CODEC_IO_Write>
 800322e:	4603      	mov	r3, r0
 8003230:	461a      	mov	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	4413      	add	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003238:	88fb      	ldrh	r3, [r7, #6]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2200      	movs	r2, #0
 800323e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f900 	bl	8003448 <CODEC_IO_Write>
 8003248:	4603      	mov	r3, r0
 800324a:	461a      	mov	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4413      	add	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]
    break;    
 8003252:	bf00      	nop
  }  
  return counter;
 8003254:	68fb      	ldr	r3, [r7, #12]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	6039      	str	r1, [r7, #0]
 800326a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	4a64      	ldr	r2, [pc, #400]	@ (8003404 <wm8994_SetFrequency+0x1a4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d079      	beq.n	800336c <wm8994_SetFrequency+0x10c>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	4a62      	ldr	r2, [pc, #392]	@ (8003404 <wm8994_SetFrequency+0x1a4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	f200 80ad 	bhi.w	80033dc <wm8994_SetFrequency+0x17c>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003288:	4293      	cmp	r3, r2
 800328a:	d061      	beq.n	8003350 <wm8994_SetFrequency+0xf0>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003292:	4293      	cmp	r3, r2
 8003294:	f200 80a2 	bhi.w	80033dc <wm8994_SetFrequency+0x17c>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800329e:	4293      	cmp	r3, r2
 80032a0:	f000 808e 	beq.w	80033c0 <wm8994_SetFrequency+0x160>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80032aa:	4293      	cmp	r3, r2
 80032ac:	f200 8096 	bhi.w	80033dc <wm8994_SetFrequency+0x17c>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80032b6:	d03d      	beq.n	8003334 <wm8994_SetFrequency+0xd4>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80032be:	f200 808d 	bhi.w	80033dc <wm8994_SetFrequency+0x17c>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	f245 6222 	movw	r2, #22050	@ 0x5622
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d06b      	beq.n	80033a4 <wm8994_SetFrequency+0x144>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	f245 6222 	movw	r2, #22050	@ 0x5622
 80032d2:	4293      	cmp	r3, r2
 80032d4:	f200 8082 	bhi.w	80033dc <wm8994_SetFrequency+0x17c>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80032de:	d01b      	beq.n	8003318 <wm8994_SetFrequency+0xb8>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80032e6:	d879      	bhi.n	80033dc <wm8994_SetFrequency+0x17c>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80032ee:	d005      	beq.n	80032fc <wm8994_SetFrequency+0x9c>
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d046      	beq.n	8003388 <wm8994_SetFrequency+0x128>
 80032fa:	e06f      	b.n	80033dc <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80032fc:	88fb      	ldrh	r3, [r7, #6]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2203      	movs	r2, #3
 8003302:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003306:	4618      	mov	r0, r3
 8003308:	f000 f89e 	bl	8003448 <CODEC_IO_Write>
 800330c:	4603      	mov	r3, r0
 800330e:	461a      	mov	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4413      	add	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]
    break;
 8003316:	e06f      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003318:	88fb      	ldrh	r3, [r7, #6]
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2233      	movs	r2, #51	@ 0x33
 800331e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003322:	4618      	mov	r0, r3
 8003324:	f000 f890 	bl	8003448 <CODEC_IO_Write>
 8003328:	4603      	mov	r3, r0
 800332a:	461a      	mov	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
    break;
 8003332:	e061      	b.n	80033f8 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2263      	movs	r2, #99	@ 0x63
 800333a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f882 	bl	8003448 <CODEC_IO_Write>
 8003344:	4603      	mov	r3, r0
 8003346:	461a      	mov	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4413      	add	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]
    break;
 800334e:	e053      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2283      	movs	r2, #131	@ 0x83
 8003356:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800335a:	4618      	mov	r0, r3
 800335c:	f000 f874 	bl	8003448 <CODEC_IO_Write>
 8003360:	4603      	mov	r3, r0
 8003362:	461a      	mov	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
    break;
 800336a:	e045      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 800336c:	88fb      	ldrh	r3, [r7, #6]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	22a3      	movs	r2, #163	@ 0xa3
 8003372:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003376:	4618      	mov	r0, r3
 8003378:	f000 f866 	bl	8003448 <CODEC_IO_Write>
 800337c:	4603      	mov	r3, r0
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4413      	add	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]
    break;
 8003386:	e037      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2213      	movs	r2, #19
 800338e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003392:	4618      	mov	r0, r3
 8003394:	f000 f858 	bl	8003448 <CODEC_IO_Write>
 8003398:	4603      	mov	r3, r0
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4413      	add	r3, r2
 80033a0:	60fb      	str	r3, [r7, #12]
    break;
 80033a2:	e029      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80033a4:	88fb      	ldrh	r3, [r7, #6]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2243      	movs	r2, #67	@ 0x43
 80033aa:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 f84a 	bl	8003448 <CODEC_IO_Write>
 80033b4:	4603      	mov	r3, r0
 80033b6:	461a      	mov	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4413      	add	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
    break;
 80033be:	e01b      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80033c0:	88fb      	ldrh	r3, [r7, #6]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2273      	movs	r2, #115	@ 0x73
 80033c6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 f83c 	bl	8003448 <CODEC_IO_Write>
 80033d0:	4603      	mov	r3, r0
 80033d2:	461a      	mov	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4413      	add	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
    break; 
 80033da:	e00d      	b.n	80033f8 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80033dc:	88fb      	ldrh	r3, [r7, #6]
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2283      	movs	r2, #131	@ 0x83
 80033e2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 f82e 	bl	8003448 <CODEC_IO_Write>
 80033ec:	4603      	mov	r3, r0
 80033ee:	461a      	mov	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4413      	add	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
    break; 
 80033f6:	bf00      	nop
  }
  return counter;
 80033f8:	68fb      	ldr	r3, [r7, #12]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	00017700 	.word	0x00017700

08003408 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2200      	movs	r2, #0
 800341c:	2100      	movs	r1, #0
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f812 	bl	8003448 <CODEC_IO_Write>
 8003424:	4603      	mov	r3, r0
 8003426:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8003428:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <wm8994_Reset+0x38>)
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 800342e:	4b05      	ldr	r3, [pc, #20]	@ (8003444 <wm8994_Reset+0x3c>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]

  return counter;
 8003434:	68fb      	ldr	r3, [r7, #12]
}
 8003436:	4618      	mov	r0, r3
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	200006f0 	.word	0x200006f0
 8003444:	200006f4 	.word	0x200006f4

08003448 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	71fb      	strb	r3, [r7, #7]
 8003452:	460b      	mov	r3, r1
 8003454:	80bb      	strh	r3, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800345e:	887a      	ldrh	r2, [r7, #2]
 8003460:	88b9      	ldrh	r1, [r7, #4]
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	4618      	mov	r0, r3
 8003466:	f000 f96f 	bl	8003748 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	b2db      	uxtb	r3, r3
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08c      	sub	sp, #48	@ 0x30
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a51      	ldr	r2, [pc, #324]	@ (80035c8 <I2Cx_MspInit+0x150>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d14d      	bne.n	8003524 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003488:	4b50      	ldr	r3, [pc, #320]	@ (80035cc <I2Cx_MspInit+0x154>)
 800348a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348c:	4a4f      	ldr	r2, [pc, #316]	@ (80035cc <I2Cx_MspInit+0x154>)
 800348e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003492:	6313      	str	r3, [r2, #48]	@ 0x30
 8003494:	4b4d      	ldr	r3, [pc, #308]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80034a0:	2380      	movs	r3, #128	@ 0x80
 80034a2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80034a4:	2312      	movs	r3, #18
 80034a6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80034ac:	2302      	movs	r3, #2
 80034ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80034b0:	2304      	movs	r3, #4
 80034b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80034b4:	f107 031c 	add.w	r3, r7, #28
 80034b8:	4619      	mov	r1, r3
 80034ba:	4845      	ldr	r0, [pc, #276]	@ (80035d0 <I2Cx_MspInit+0x158>)
 80034bc:	f001 fb48 	bl	8004b50 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80034c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80034c6:	f107 031c 	add.w	r3, r7, #28
 80034ca:	4619      	mov	r1, r3
 80034cc:	4840      	ldr	r0, [pc, #256]	@ (80035d0 <I2Cx_MspInit+0x158>)
 80034ce:	f001 fb3f 	bl	8004b50 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80034d2:	4b3e      	ldr	r3, [pc, #248]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	4a3d      	ldr	r2, [pc, #244]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80034de:	4b3b      	ldr	r3, [pc, #236]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80034ea:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	4a37      	ldr	r2, [pc, #220]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034f4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80034f6:	4b35      	ldr	r3, [pc, #212]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	4a34      	ldr	r2, [pc, #208]	@ (80035cc <I2Cx_MspInit+0x154>)
 80034fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003500:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8003502:	2200      	movs	r2, #0
 8003504:	210f      	movs	r1, #15
 8003506:	2048      	movs	r0, #72	@ 0x48
 8003508:	f000 fe77 	bl	80041fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 800350c:	2048      	movs	r0, #72	@ 0x48
 800350e:	f000 fe90 	bl	8004232 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8003512:	2200      	movs	r2, #0
 8003514:	210f      	movs	r1, #15
 8003516:	2049      	movs	r0, #73	@ 0x49
 8003518:	f000 fe6f 	bl	80041fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 800351c:	2049      	movs	r0, #73	@ 0x49
 800351e:	f000 fe88 	bl	8004232 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8003522:	e04d      	b.n	80035c0 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003524:	4b29      	ldr	r3, [pc, #164]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	4a28      	ldr	r2, [pc, #160]	@ (80035cc <I2Cx_MspInit+0x154>)
 800352a:	f043 0302 	orr.w	r3, r3, #2
 800352e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003530:	4b26      	ldr	r3, [pc, #152]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800353c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003540:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003542:	2312      	movs	r3, #18
 8003544:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003546:	2300      	movs	r3, #0
 8003548:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800354a:	2302      	movs	r3, #2
 800354c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800354e:	2304      	movs	r3, #4
 8003550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003552:	f107 031c 	add.w	r3, r7, #28
 8003556:	4619      	mov	r1, r3
 8003558:	481e      	ldr	r0, [pc, #120]	@ (80035d4 <I2Cx_MspInit+0x15c>)
 800355a:	f001 faf9 	bl	8004b50 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800355e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003562:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003564:	f107 031c 	add.w	r3, r7, #28
 8003568:	4619      	mov	r1, r3
 800356a:	481a      	ldr	r0, [pc, #104]	@ (80035d4 <I2Cx_MspInit+0x15c>)
 800356c:	f001 faf0 	bl	8004b50 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003570:	4b16      	ldr	r3, [pc, #88]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	4a15      	ldr	r2, [pc, #84]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003576:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800357a:	6413      	str	r3, [r2, #64]	@ 0x40
 800357c:	4b13      	ldr	r3, [pc, #76]	@ (80035cc <I2Cx_MspInit+0x154>)
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003588:	4b10      	ldr	r3, [pc, #64]	@ (80035cc <I2Cx_MspInit+0x154>)
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4a0f      	ldr	r2, [pc, #60]	@ (80035cc <I2Cx_MspInit+0x154>)
 800358e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003592:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003594:	4b0d      	ldr	r3, [pc, #52]	@ (80035cc <I2Cx_MspInit+0x154>)
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	4a0c      	ldr	r2, [pc, #48]	@ (80035cc <I2Cx_MspInit+0x154>)
 800359a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800359e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80035a0:	2200      	movs	r2, #0
 80035a2:	210f      	movs	r1, #15
 80035a4:	201f      	movs	r0, #31
 80035a6:	f000 fe28 	bl	80041fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80035aa:	201f      	movs	r0, #31
 80035ac:	f000 fe41 	bl	8004232 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80035b0:	2200      	movs	r2, #0
 80035b2:	210f      	movs	r1, #15
 80035b4:	2020      	movs	r0, #32
 80035b6:	f000 fe20 	bl	80041fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80035ba:	2020      	movs	r0, #32
 80035bc:	f000 fe39 	bl	8004232 <HAL_NVIC_EnableIRQ>
}
 80035c0:	bf00      	nop
 80035c2:	3730      	adds	r7, #48	@ 0x30
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	200006f8 	.word	0x200006f8
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40021c00 	.word	0x40021c00
 80035d4:	40020400 	.word	0x40020400

080035d8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f002 f8df 	bl	80057a4 <HAL_I2C_GetState>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d125      	bne.n	8003638 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a14      	ldr	r2, [pc, #80]	@ (8003640 <I2Cx_Init+0x68>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d103      	bne.n	80035fc <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a13      	ldr	r2, [pc, #76]	@ (8003644 <I2Cx_Init+0x6c>)
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	e002      	b.n	8003602 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a12      	ldr	r2, [pc, #72]	@ (8003648 <I2Cx_Init+0x70>)
 8003600:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a11      	ldr	r2, [pc, #68]	@ (800364c <I2Cx_Init+0x74>)
 8003606:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff23 	bl	8003478 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f001 fda8 	bl	8005188 <HAL_I2C_Init>
  }
}
 8003638:	bf00      	nop
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	200006f8 	.word	0x200006f8
 8003644:	40005c00 	.word	0x40005c00
 8003648:	40005400 	.word	0x40005400
 800364c:	40912732 	.word	0x40912732

08003650 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08a      	sub	sp, #40	@ 0x28
 8003654:	af04      	add	r7, sp, #16
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	4608      	mov	r0, r1
 800365a:	4611      	mov	r1, r2
 800365c:	461a      	mov	r2, r3
 800365e:	4603      	mov	r3, r0
 8003660:	72fb      	strb	r3, [r7, #11]
 8003662:	460b      	mov	r3, r1
 8003664:	813b      	strh	r3, [r7, #8]
 8003666:	4613      	mov	r3, r2
 8003668:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800366e:	7afb      	ldrb	r3, [r7, #11]
 8003670:	b299      	uxth	r1, r3
 8003672:	88f8      	ldrh	r0, [r7, #6]
 8003674:	893a      	ldrh	r2, [r7, #8]
 8003676:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800367a:	9302      	str	r3, [sp, #8]
 800367c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	4603      	mov	r3, r0
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f001 ff72 	bl	8005570 <HAL_I2C_Mem_Read>
 800368c:	4603      	mov	r3, r0
 800368e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003690:	7dfb      	ldrb	r3, [r7, #23]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d004      	beq.n	80036a0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003696:	7afb      	ldrb	r3, [r7, #11]
 8003698:	4619      	mov	r1, r3
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f832 	bl	8003704 <I2Cx_Error>
  }
  return status;    
 80036a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b08a      	sub	sp, #40	@ 0x28
 80036ae:	af04      	add	r7, sp, #16
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	4608      	mov	r0, r1
 80036b4:	4611      	mov	r1, r2
 80036b6:	461a      	mov	r2, r3
 80036b8:	4603      	mov	r3, r0
 80036ba:	72fb      	strb	r3, [r7, #11]
 80036bc:	460b      	mov	r3, r1
 80036be:	813b      	strh	r3, [r7, #8]
 80036c0:	4613      	mov	r3, r2
 80036c2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80036c4:	2300      	movs	r3, #0
 80036c6:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80036c8:	7afb      	ldrb	r3, [r7, #11]
 80036ca:	b299      	uxth	r1, r3
 80036cc:	88f8      	ldrh	r0, [r7, #6]
 80036ce:	893a      	ldrh	r2, [r7, #8]
 80036d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036d4:	9302      	str	r3, [sp, #8]
 80036d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80036d8:	9301      	str	r3, [sp, #4]
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	9300      	str	r3, [sp, #0]
 80036de:	4603      	mov	r3, r0
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f001 fe31 	bl	8005348 <HAL_I2C_Mem_Write>
 80036e6:	4603      	mov	r3, r0
 80036e8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80036ea:	7dfb      	ldrb	r3, [r7, #23]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d004      	beq.n	80036fa <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80036f0:	7afb      	ldrb	r3, [r7, #11]
 80036f2:	4619      	mov	r1, r3
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f805 	bl	8003704 <I2Cx_Error>
  }
  return status;
 80036fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f001 fdd5 	bl	80052c0 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7ff ff5e 	bl	80035d8 <I2Cx_Init>
}
 800371c:	bf00      	nop
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003728:	4802      	ldr	r0, [pc, #8]	@ (8003734 <AUDIO_IO_Init+0x10>)
 800372a:	f7ff ff55 	bl	80035d8 <I2Cx_Init>
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	200006f8 	.word	0x200006f8

08003738 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
}
 800373c:	bf00      	nop
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af02      	add	r7, sp, #8
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
 8003752:	460b      	mov	r3, r1
 8003754:	80bb      	strh	r3, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 800375a:	887b      	ldrh	r3, [r7, #2]
 800375c:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 800375e:	89fb      	ldrh	r3, [r7, #14]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	b29b      	uxth	r3, r3
 8003764:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8003766:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800376a:	021b      	lsls	r3, r3, #8
 800376c:	b21a      	sxth	r2, r3
 800376e:	887b      	ldrh	r3, [r7, #2]
 8003770:	b21b      	sxth	r3, r3
 8003772:	4313      	orrs	r3, r2
 8003774:	b21b      	sxth	r3, r3
 8003776:	b29b      	uxth	r3, r3
 8003778:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 800377a:	88ba      	ldrh	r2, [r7, #4]
 800377c:	79f9      	ldrb	r1, [r7, #7]
 800377e:	2302      	movs	r3, #2
 8003780:	9301      	str	r3, [sp, #4]
 8003782:	1cbb      	adds	r3, r7, #2
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	2302      	movs	r3, #2
 8003788:	4803      	ldr	r0, [pc, #12]	@ (8003798 <AUDIO_IO_Write+0x50>)
 800378a:	f7ff ff8e 	bl	80036aa <I2Cx_WriteMultiple>
}
 800378e:	bf00      	nop
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	200006f8 	.word	0x200006f8

0800379c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	4603      	mov	r3, r0
 80037a4:	460a      	mov	r2, r1
 80037a6:	71fb      	strb	r3, [r7, #7]
 80037a8:	4613      	mov	r3, r2
 80037aa:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	81bb      	strh	r3, [r7, #12]
 80037b0:	2300      	movs	r3, #0
 80037b2:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 80037b4:	88ba      	ldrh	r2, [r7, #4]
 80037b6:	79f9      	ldrb	r1, [r7, #7]
 80037b8:	2302      	movs	r3, #2
 80037ba:	9301      	str	r3, [sp, #4]
 80037bc:	f107 030c 	add.w	r3, r7, #12
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	2302      	movs	r3, #2
 80037c4:	480a      	ldr	r0, [pc, #40]	@ (80037f0 <AUDIO_IO_Read+0x54>)
 80037c6:	f7ff ff43 	bl	8003650 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 80037ca:	89bb      	ldrh	r3, [r7, #12]
 80037cc:	0a1b      	lsrs	r3, r3, #8
 80037ce:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 80037d0:	89bb      	ldrh	r3, [r7, #12]
 80037d2:	b21b      	sxth	r3, r3
 80037d4:	021b      	lsls	r3, r3, #8
 80037d6:	b21a      	sxth	r2, r3
 80037d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037dc:	4313      	orrs	r3, r2
 80037de:	b21b      	sxth	r3, r3
 80037e0:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 80037e2:	89fb      	ldrh	r3, [r7, #14]
 80037e4:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 80037e6:	89bb      	ldrh	r3, [r7, #12]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	200006f8 	.word	0x200006f8

080037f4 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 fbfd 	bl	8003ffc <HAL_Delay>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8003814:	480e      	ldr	r0, [pc, #56]	@ (8003850 <HAL_SAI_ErrorCallback+0x44>)
 8003816:	f004 f85f 	bl	80078d8 <HAL_SAI_GetState>
 800381a:	4603      	mov	r3, r0
 800381c:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 800381e:	480d      	ldr	r0, [pc, #52]	@ (8003854 <HAL_SAI_ErrorCallback+0x48>)
 8003820:	f004 f85a 	bl	80078d8 <HAL_SAI_GetState>
 8003824:	4603      	mov	r3, r0
 8003826:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d002      	beq.n	8003834 <HAL_SAI_ErrorCallback+0x28>
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b12      	cmp	r3, #18
 8003832:	d101      	bne.n	8003838 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8003834:	f000 f810 	bl	8003858 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8003838:	7bbb      	ldrb	r3, [r7, #14]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d002      	beq.n	8003844 <HAL_SAI_ErrorCallback+0x38>
 800383e:	7bbb      	ldrb	r3, [r7, #14]
 8003840:	2b22      	cmp	r3, #34	@ 0x22
 8003842:	d101      	bne.n	8003848 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8003844:	f000 f9f6 	bl	8003c34 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8003848:	bf00      	nop
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20000750 	.word	0x20000750
 8003854:	200007d4 	.word	0x200007d4

08003858 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
	...

08003868 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8003868:	b580      	push	{r7, lr}
 800386a:	b08c      	sub	sp, #48	@ 0x30
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8003872:	4b63      	ldr	r3, [pc, #396]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003876:	4a62      	ldr	r2, [pc, #392]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003878:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800387c:	6453      	str	r3, [r2, #68]	@ 0x44
 800387e:	4b60      	ldr	r3, [pc, #384]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003886:	61bb      	str	r3, [r7, #24]
 8003888:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 800388a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388e:	4a5c      	ldr	r2, [pc, #368]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003894:	6313      	str	r3, [r2, #48]	@ 0x30
 8003896:	4b5a      	ldr	r3, [pc, #360]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 80038a2:	4b57      	ldr	r3, [pc, #348]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	4a56      	ldr	r2, [pc, #344]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ae:	4b54      	ldr	r3, [pc, #336]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b6:	613b      	str	r3, [r7, #16]
 80038b8:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 80038ba:	4b51      	ldr	r3, [pc, #324]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038be:	4a50      	ldr	r2, [pc, #320]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038c6:	4b4e      	ldr	r3, [pc, #312]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 80038c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 80038d2:	2380      	movs	r3, #128	@ 0x80
 80038d4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80038d6:	2302      	movs	r3, #2
 80038d8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80038da:	2300      	movs	r3, #0
 80038dc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80038de:	2303      	movs	r3, #3
 80038e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80038e2:	230a      	movs	r3, #10
 80038e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 80038e6:	f107 031c 	add.w	r3, r7, #28
 80038ea:	4619      	mov	r1, r3
 80038ec:	4845      	ldr	r0, [pc, #276]	@ (8003a04 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80038ee:	f001 f92f 	bl	8004b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80038f2:	2320      	movs	r3, #32
 80038f4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80038f6:	2302      	movs	r3, #2
 80038f8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80038fe:	2303      	movs	r3, #3
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8003902:	230a      	movs	r3, #10
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003906:	f107 031c 	add.w	r3, r7, #28
 800390a:	4619      	mov	r1, r3
 800390c:	483d      	ldr	r0, [pc, #244]	@ (8003a04 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800390e:	f001 f91f 	bl	8004b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8003912:	2340      	movs	r3, #64	@ 0x40
 8003914:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003916:	2302      	movs	r3, #2
 8003918:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800391a:	2300      	movs	r3, #0
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800391e:	2303      	movs	r3, #3
 8003920:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003922:	230a      	movs	r3, #10
 8003924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003926:	f107 031c 	add.w	r3, r7, #28
 800392a:	4619      	mov	r1, r3
 800392c:	4835      	ldr	r0, [pc, #212]	@ (8003a04 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800392e:	f001 f90f 	bl	8004b50 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8003932:	2310      	movs	r3, #16
 8003934:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003936:	2302      	movs	r3, #2
 8003938:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800393e:	2303      	movs	r3, #3
 8003940:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003942:	230a      	movs	r3, #10
 8003944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8003946:	f107 031c 	add.w	r3, r7, #28
 800394a:	4619      	mov	r1, r3
 800394c:	482d      	ldr	r0, [pc, #180]	@ (8003a04 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800394e:	f001 f8ff 	bl	8004b50 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8003952:	4b2b      	ldr	r3, [pc, #172]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003956:	4a2a      	ldr	r2, [pc, #168]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003958:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800395c:	6313      	str	r3, [r2, #48]	@ 0x30
 800395e:	4b28      	ldr	r3, [pc, #160]	@ (8003a00 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003966:	60bb      	str	r3, [r7, #8]
 8003968:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a26      	ldr	r2, [pc, #152]	@ (8003a08 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d138      	bne.n	80039e6 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8003974:	4b25      	ldr	r3, [pc, #148]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003976:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800397a:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800397c:	4b23      	ldr	r3, [pc, #140]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800397e:	2240      	movs	r2, #64	@ 0x40
 8003980:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003982:	4b22      	ldr	r3, [pc, #136]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003984:	2200      	movs	r2, #0
 8003986:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8003988:	4b20      	ldr	r3, [pc, #128]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800398a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800398e:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003990:	4b1e      	ldr	r3, [pc, #120]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003992:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003996:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8003998:	4b1c      	ldr	r3, [pc, #112]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800399a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800399e:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 80039a0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039a6:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 80039a8:	4b18      	ldr	r3, [pc, #96]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039ae:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80039b0:	4b16      	ldr	r3, [pc, #88]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039b2:	2204      	movs	r2, #4
 80039b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80039b6:	4b15      	ldr	r3, [pc, #84]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039b8:	2203      	movs	r2, #3
 80039ba:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80039bc:	4b13      	ldr	r3, [pc, #76]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039be:	2200      	movs	r2, #0
 80039c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80039c2:	4b12      	ldr	r3, [pc, #72]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 80039c8:	4b10      	ldr	r3, [pc, #64]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039ca:	4a11      	ldr	r2, [pc, #68]	@ (8003a10 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 80039cc:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a0e      	ldr	r2, [pc, #56]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039d2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80039d4:	4a0d      	ldr	r2, [pc, #52]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 80039da:	480c      	ldr	r0, [pc, #48]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039dc:	f000 fcf2 	bl	80043c4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 80039e0:	480a      	ldr	r0, [pc, #40]	@ (8003a0c <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80039e2:	f000 fc41 	bl	8004268 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80039e6:	2200      	movs	r2, #0
 80039e8:	210e      	movs	r1, #14
 80039ea:	203c      	movs	r0, #60	@ 0x3c
 80039ec:	f000 fc05 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 80039f0:	203c      	movs	r0, #60	@ 0x3c
 80039f2:	f000 fc1e 	bl	8004232 <HAL_NVIC_EnableIRQ>
}
 80039f6:	bf00      	nop
 80039f8:	3730      	adds	r7, #48	@ 0x30
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800
 8003a04:	40022000 	.word	0x40022000
 8003a08:	40015c04 	.word	0x40015c04
 8003a0c:	20000858 	.word	0x20000858
 8003a10:	40026470 	.word	0x40026470

08003a14 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b0a6      	sub	sp, #152	@ 0x98
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003a20:	f107 0314 	add.w	r3, r7, #20
 8003a24:	4618      	mov	r0, r3
 8003a26:	f003 fa57 	bl	8006ed8 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d009      	beq.n	8003a48 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d004      	beq.n	8003a48 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d112      	bne.n	8003a6e <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003a48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003a4c:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003a4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a52:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8003a54:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8003a58:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8003a5e:	2313      	movs	r3, #19
 8003a60:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003a62:	f107 0314 	add.w	r3, r7, #20
 8003a66:	4618      	mov	r0, r3
 8003a68:	f002 fe46 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8003a6c:	e012      	b.n	8003a94 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003a6e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003a72:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003a74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a78:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8003a7a:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8003a7e:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8003a80:	2307      	movs	r3, #7
 8003a82:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8003a84:	2301      	movs	r3, #1
 8003a86:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003a88:	f107 0314 	add.w	r3, r7, #20
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f002 fe33 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8003a92:	bf00      	nop
 8003a94:	bf00      	nop
 8003a96:	3798      	adds	r7, #152	@ 0x98
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	68f9      	ldr	r1, [r7, #12]
 8003aae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003ab2:	f000 f805 	bl	8003ac0 <BSP_AUDIO_IN_InitEx>
 8003ab6:	4603      	mov	r3, r0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003ac0:	b590      	push	{r4, r7, lr}
 8003ac2:	b089      	sub	sp, #36	@ 0x24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	607a      	str	r2, [r7, #4]
 8003aca:	603b      	str	r3, [r7, #0]
 8003acc:	4603      	mov	r3, r0
 8003ace:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8003ad8:	89fb      	ldrh	r3, [r7, #14]
 8003ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ade:	d006      	beq.n	8003aee <BSP_AUDIO_IN_InitEx+0x2e>
 8003ae0:	89fb      	ldrh	r3, [r7, #14]
 8003ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ae6:	d002      	beq.n	8003aee <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	77fb      	strb	r3, [r7, #31]
 8003aec:	e046      	b.n	8003b7c <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8003aee:	f000 fa11 	bl	8003f14 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8003af2:	2200      	movs	r2, #0
 8003af4:	68b9      	ldr	r1, [r7, #8]
 8003af6:	4824      	ldr	r0, [pc, #144]	@ (8003b88 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003af8:	f7ff ff8c 	bl	8003a14 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003afc:	4b22      	ldr	r3, [pc, #136]	@ (8003b88 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003afe:	4a23      	ldr	r2, [pc, #140]	@ (8003b8c <BSP_AUDIO_IN_InitEx+0xcc>)
 8003b00:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8003b02:	4821      	ldr	r0, [pc, #132]	@ (8003b88 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003b04:	f003 fee8 	bl	80078d8 <HAL_SAI_GetState>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d107      	bne.n	8003b1e <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8003b0e:	2100      	movs	r1, #0
 8003b10:	481d      	ldr	r0, [pc, #116]	@ (8003b88 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003b12:	f7ff fea9 	bl	8003868 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8003b16:	2100      	movs	r1, #0
 8003b18:	481b      	ldr	r0, [pc, #108]	@ (8003b88 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003b1a:	f000 f893 	bl	8003c44 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8003b1e:	89fb      	ldrh	r3, [r7, #14]
 8003b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b24:	d102      	bne.n	8003b2c <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8003b26:	230a      	movs	r3, #10
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	e001      	b.n	8003b30 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8003b2c:	2305      	movs	r3, #5
 8003b2e:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	69b9      	ldr	r1, [r7, #24]
 8003b34:	2001      	movs	r0, #1
 8003b36:	f000 f937 	bl	8003da8 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8003b3a:	4b15      	ldr	r3, [pc, #84]	@ (8003b90 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	2034      	movs	r0, #52	@ 0x34
 8003b40:	4798      	blx	r3
 8003b42:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f648 1294 	movw	r2, #35220	@ 0x8994
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d109      	bne.n	8003b62 <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8003b4e:	4b10      	ldr	r3, [pc, #64]	@ (8003b90 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b52:	2034      	movs	r0, #52	@ 0x34
 8003b54:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8003b56:	4b0f      	ldr	r3, [pc, #60]	@ (8003b94 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003b58:	4a0d      	ldr	r2, [pc, #52]	@ (8003b90 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003b5a:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	77fb      	strb	r3, [r7, #31]
 8003b60:	e001      	b.n	8003b66 <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8003b66:	7ffb      	ldrb	r3, [r7, #31]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d107      	bne.n	8003b7c <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8003b6c:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681c      	ldr	r4, [r3, #0]
 8003b72:	89f9      	ldrh	r1, [r7, #14]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2264      	movs	r2, #100	@ 0x64
 8003b78:	2034      	movs	r0, #52	@ 0x34
 8003b7a:	47a0      	blx	r4
    }
  }
  return ret;
 8003b7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3724      	adds	r7, #36	@ 0x24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd90      	pop	{r4, r7, pc}
 8003b86:	bf00      	nop
 8003b88:	200007d4 	.word	0x200007d4
 8003b8c:	40015c24 	.word	0x40015c24
 8003b90:	20000004 	.word	0x20000004
 8003b94:	2000074c 	.word	0x2000074c

08003b98 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	4805      	ldr	r0, [pc, #20]	@ (8003bc4 <BSP_AUDIO_IN_Record+0x2c>)
 8003bb0:	f003 fe04 	bl	80077bc <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	b2db      	uxtb	r3, r3
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	200007d4 	.word	0x200007d4

08003bc8 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8003bd0:	480c      	ldr	r0, [pc, #48]	@ (8003c04 <BSP_AUDIO_IN_Stop+0x3c>)
 8003bd2:	f003 fd80 	bl	80076d6 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003c08 <BSP_AUDIO_IN_Stop+0x40>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	2034      	movs	r0, #52	@ 0x34
 8003be0:	4798      	blx	r3
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e006      	b.n	8003bfa <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d102      	bne.n	8003bf8 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8003bf2:	2001      	movs	r0, #1
 8003bf4:	f000 fa02 	bl	8003ffc <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003bf8:	2300      	movs	r3, #0
  }
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	200007d4 	.word	0x200007d4
 8003c08:	2000074c 	.word	0x2000074c

08003c0c <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8003c14:	f006 fc0c 	bl	800a430 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8003c18:	bf00      	nop
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8003c28:	f006 fc4a 	bl	800a4c0 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8003c2c:	bf00      	nop
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8003c38:	bf00      	nop
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08c      	sub	sp, #48	@ 0x30
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8003c4e:	4b50      	ldr	r3, [pc, #320]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	4a4f      	ldr	r2, [pc, #316]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c62:	61bb      	str	r3, [r7, #24]
 8003c64:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8003c66:	4b4a      	ldr	r3, [pc, #296]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6a:	4a49      	ldr	r2, [pc, #292]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c72:	4b47      	ldr	r3, [pc, #284]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c7a:	617b      	str	r3, [r7, #20]
 8003c7c:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8003c7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c82:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003c84:	2302      	movs	r3, #2
 8003c86:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8003c90:	230a      	movs	r3, #10
 8003c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8003c94:	f107 031c 	add.w	r3, r7, #28
 8003c98:	4619      	mov	r1, r3
 8003c9a:	483e      	ldr	r0, [pc, #248]	@ (8003d94 <BSP_AUDIO_IN_MspInit+0x150>)
 8003c9c:	f000 ff58 	bl	8004b50 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8003ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca4:	4a3a      	ldr	r2, [pc, #232]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003caa:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cac:	4b38      	ldr	r3, [pc, #224]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8003cb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cbc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8003cca:	f107 031c 	add.w	r3, r7, #28
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4831      	ldr	r0, [pc, #196]	@ (8003d98 <BSP_AUDIO_IN_MspInit+0x154>)
 8003cd2:	f000 ff3d 	bl	8004b50 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8003cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cda:	4a2d      	ldr	r2, [pc, #180]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003cdc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d90 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8003d9c <BSP_AUDIO_IN_MspInit+0x158>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d137      	bne.n	8003d68 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8003cf8:	4b29      	ldr	r3, [pc, #164]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8003cfe:	4b28      	ldr	r3, [pc, #160]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003d04:	4b26      	ldr	r3, [pc, #152]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8003d0a:	4b25      	ldr	r3, [pc, #148]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d10:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003d12:	4b23      	ldr	r3, [pc, #140]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d18:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8003d1a:	4b21      	ldr	r3, [pc, #132]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d20:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8003d22:	4b1f      	ldr	r3, [pc, #124]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d28:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d30:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003d32:	4b1b      	ldr	r3, [pc, #108]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003d38:	4b19      	ldr	r3, [pc, #100]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d3a:	2203      	movs	r2, #3
 8003d3c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003d3e:	4b18      	ldr	r3, [pc, #96]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8003d44:	4b16      	ldr	r3, [pc, #88]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8003d4a:	4b15      	ldr	r3, [pc, #84]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d4c:	4a15      	ldr	r2, [pc, #84]	@ (8003da4 <BSP_AUDIO_IN_MspInit+0x160>)
 8003d4e:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a13      	ldr	r2, [pc, #76]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d54:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d56:	4a12      	ldr	r2, [pc, #72]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8003d5c:	4810      	ldr	r0, [pc, #64]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d5e:	f000 fb31 	bl	80043c4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8003d62:	480f      	ldr	r0, [pc, #60]	@ (8003da0 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003d64:	f000 fa80 	bl	8004268 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8003d68:	2200      	movs	r2, #0
 8003d6a:	210f      	movs	r1, #15
 8003d6c:	2046      	movs	r0, #70	@ 0x46
 8003d6e:	f000 fa44 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8003d72:	2046      	movs	r0, #70	@ 0x46
 8003d74:	f000 fa5d 	bl	8004232 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8003d78:	2200      	movs	r2, #0
 8003d7a:	210f      	movs	r1, #15
 8003d7c:	2028      	movs	r0, #40	@ 0x28
 8003d7e:	f000 fa3c 	bl	80041fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8003d82:	2028      	movs	r0, #40	@ 0x28
 8003d84:	f000 fa55 	bl	8004232 <HAL_NVIC_EnableIRQ>
}
 8003d88:	bf00      	nop
 8003d8a:	3730      	adds	r7, #48	@ 0x30
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40023800 	.word	0x40023800
 8003d94:	40021800 	.word	0x40021800
 8003d98:	40021c00 	.word	0x40021c00
 8003d9c:	40015c24 	.word	0x40015c24
 8003da0:	200008b8 	.word	0x200008b8
 8003da4:	400264b8 	.word	0x400264b8

08003da8 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8003db4:	4b53      	ldr	r3, [pc, #332]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003db6:	4a54      	ldr	r2, [pc, #336]	@ (8003f08 <SAIx_In_Init+0x160>)
 8003db8:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8003dba:	4b52      	ldr	r3, [pc, #328]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4b50      	ldr	r3, [pc, #320]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8003dca:	4a4e      	ldr	r2, [pc, #312]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8003dd0:	4a4c      	ldr	r2, [pc, #304]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8003dd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8003ddc:	4b49      	ldr	r3, [pc, #292]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8003de2:	4b48      	ldr	r3, [pc, #288]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003de4:	2280      	movs	r2, #128	@ 0x80
 8003de6:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003de8:	4b46      	ldr	r3, [pc, #280]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8003dee:	4b45      	ldr	r3, [pc, #276]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8003df4:	4b43      	ldr	r3, [pc, #268]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8003dfa:	4b42      	ldr	r3, [pc, #264]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003dfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e00:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8003e02:	4b40      	ldr	r3, [pc, #256]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8003e08:	4b3e      	ldr	r3, [pc, #248]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e0a:	2240      	movs	r2, #64	@ 0x40
 8003e0c:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8003e0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e10:	2220      	movs	r2, #32
 8003e12:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8003e14:	4b3b      	ldr	r3, [pc, #236]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e16:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003e1a:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003e1c:	4b39      	ldr	r3, [pc, #228]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8003e22:	4b38      	ldr	r3, [pc, #224]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003e28:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8003e2a:	4b36      	ldr	r3, [pc, #216]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003e30:	4b34      	ldr	r3, [pc, #208]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8003e36:	4b33      	ldr	r3, [pc, #204]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e38:	2204      	movs	r2, #4
 8003e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8003e3c:	4a31      	ldr	r2, [pc, #196]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8003e42:	4830      	ldr	r0, [pc, #192]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003e44:	f003 fa94 	bl	8007370 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003e48:	4b30      	ldr	r3, [pc, #192]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e4a:	4a31      	ldr	r2, [pc, #196]	@ (8003f10 <SAIx_In_Init+0x168>)
 8003e4c:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8003e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4b2d      	ldr	r3, [pc, #180]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003e5c:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8003e5e:	4a2b      	ldr	r2, [pc, #172]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8003e64:	4b29      	ldr	r3, [pc, #164]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e66:	2203      	movs	r2, #3
 8003e68:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8003e6a:	4b28      	ldr	r3, [pc, #160]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8003e70:	4b26      	ldr	r3, [pc, #152]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 8003e76:	4b25      	ldr	r3, [pc, #148]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e78:	2280      	movs	r2, #128	@ 0x80
 8003e7a:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003e7c:	4b23      	ldr	r3, [pc, #140]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8003e82:	4b22      	ldr	r3, [pc, #136]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8003e88:	4b20      	ldr	r3, [pc, #128]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8003e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8003e94:	4b1d      	ldr	r3, [pc, #116]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e96:	2201      	movs	r2, #1
 8003e98:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8003e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003e9c:	2240      	movs	r2, #64	@ 0x40
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8003ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8003ea6:	4b19      	ldr	r3, [pc, #100]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ea8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003eac:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003eae:	4b17      	ldr	r3, [pc, #92]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8003eb4:	4b15      	ldr	r3, [pc, #84]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003eb6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003eba:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8003ebc:	4b13      	ldr	r3, [pc, #76]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003ec2:	4b12      	ldr	r3, [pc, #72]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8003ec8:	4b10      	ldr	r3, [pc, #64]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003eca:	2204      	movs	r2, #4
 8003ecc:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8003ece:	4a0f      	ldr	r2, [pc, #60]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8003ed4:	480d      	ldr	r0, [pc, #52]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ed6:	f003 fa4b 	bl	8007370 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8003eda:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	4b08      	ldr	r3, [pc, #32]	@ (8003f04 <SAIx_In_Init+0x15c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003ee8:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8003eea:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <SAIx_In_Init+0x164>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003ef8:	601a      	str	r2, [r3, #0]
}
 8003efa:	bf00      	nop
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000750 	.word	0x20000750
 8003f08:	40015c04 	.word	0x40015c04
 8003f0c:	200007d4 	.word	0x200007d4
 8003f10:	40015c24 	.word	0x40015c24

08003f14 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003f18:	4b07      	ldr	r3, [pc, #28]	@ (8003f38 <SAIx_In_DeInit+0x24>)
 8003f1a:	4a08      	ldr	r2, [pc, #32]	@ (8003f3c <SAIx_In_DeInit+0x28>)
 8003f1c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8003f1e:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <SAIx_In_DeInit+0x24>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	4b04      	ldr	r3, [pc, #16]	@ (8003f38 <SAIx_In_DeInit+0x24>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f2c:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8003f2e:	4802      	ldr	r0, [pc, #8]	@ (8003f38 <SAIx_In_DeInit+0x24>)
 8003f30:	f003 fb9c 	bl	800766c <HAL_SAI_DeInit>
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	200007d4 	.word	0x200007d4
 8003f3c:	40015c24 	.word	0x40015c24

08003f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f44:	2003      	movs	r0, #3
 8003f46:	f000 f94d 	bl	80041e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f000 f806 	bl	8003f5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f50:	f7fd fd1c 	bl	800198c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f64:	4b12      	ldr	r3, [pc, #72]	@ (8003fb0 <HAL_InitTick+0x54>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	4b12      	ldr	r3, [pc, #72]	@ (8003fb4 <HAL_InitTick+0x58>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 f967 	bl	800424e <HAL_SYSTICK_Config>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e00e      	b.n	8003fa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b0f      	cmp	r3, #15
 8003f8e:	d80a      	bhi.n	8003fa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f90:	2200      	movs	r2, #0
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295
 8003f98:	f000 f92f 	bl	80041fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f9c:	4a06      	ldr	r2, [pc, #24]	@ (8003fb8 <HAL_InitTick+0x5c>)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	e000      	b.n	8003fa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	20000000 	.word	0x20000000
 8003fb4:	2000003c 	.word	0x2000003c
 8003fb8:	20000038 	.word	0x20000038

08003fbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	@ (8003fdc <HAL_IncTick+0x20>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <HAL_IncTick+0x24>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4413      	add	r3, r2
 8003fcc:	4a04      	ldr	r2, [pc, #16]	@ (8003fe0 <HAL_IncTick+0x24>)
 8003fce:	6013      	str	r3, [r2, #0]
}
 8003fd0:	bf00      	nop
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	2000003c 	.word	0x2000003c
 8003fe0:	20000918 	.word	0x20000918

08003fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fe8:	4b03      	ldr	r3, [pc, #12]	@ (8003ff8 <HAL_GetTick+0x14>)
 8003fea:	681b      	ldr	r3, [r3, #0]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	20000918 	.word	0x20000918

08003ffc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004004:	f7ff ffee 	bl	8003fe4 <HAL_GetTick>
 8004008:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004014:	d005      	beq.n	8004022 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004016:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <HAL_Delay+0x44>)
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004022:	bf00      	nop
 8004024:	f7ff ffde 	bl	8003fe4 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	429a      	cmp	r2, r3
 8004032:	d8f7      	bhi.n	8004024 <HAL_Delay+0x28>
  {
  }
}
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	2000003c 	.word	0x2000003c

08004044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004054:	4b0b      	ldr	r3, [pc, #44]	@ (8004084 <__NVIC_SetPriorityGrouping+0x40>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004060:	4013      	ands	r3, r2
 8004062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800406c:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <__NVIC_SetPriorityGrouping+0x44>)
 800406e:	4313      	orrs	r3, r2
 8004070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004072:	4a04      	ldr	r2, [pc, #16]	@ (8004084 <__NVIC_SetPriorityGrouping+0x40>)
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	60d3      	str	r3, [r2, #12]
}
 8004078:	bf00      	nop
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr
 8004084:	e000ed00 	.word	0xe000ed00
 8004088:	05fa0000 	.word	0x05fa0000

0800408c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004090:	4b04      	ldr	r3, [pc, #16]	@ (80040a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	0a1b      	lsrs	r3, r3, #8
 8004096:	f003 0307 	and.w	r3, r3, #7
}
 800409a:	4618      	mov	r0, r3
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	e000ed00 	.word	0xe000ed00

080040a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	db0b      	blt.n	80040d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	f003 021f 	and.w	r2, r3, #31
 80040c0:	4907      	ldr	r1, [pc, #28]	@ (80040e0 <__NVIC_EnableIRQ+0x38>)
 80040c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c6:	095b      	lsrs	r3, r3, #5
 80040c8:	2001      	movs	r0, #1
 80040ca:	fa00 f202 	lsl.w	r2, r0, r2
 80040ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80040d2:	bf00      	nop
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	e000e100 	.word	0xe000e100

080040e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	6039      	str	r1, [r7, #0]
 80040ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	db0a      	blt.n	800410e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	490c      	ldr	r1, [pc, #48]	@ (8004130 <__NVIC_SetPriority+0x4c>)
 80040fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004102:	0112      	lsls	r2, r2, #4
 8004104:	b2d2      	uxtb	r2, r2
 8004106:	440b      	add	r3, r1
 8004108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800410c:	e00a      	b.n	8004124 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	b2da      	uxtb	r2, r3
 8004112:	4908      	ldr	r1, [pc, #32]	@ (8004134 <__NVIC_SetPriority+0x50>)
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	3b04      	subs	r3, #4
 800411c:	0112      	lsls	r2, r2, #4
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	440b      	add	r3, r1
 8004122:	761a      	strb	r2, [r3, #24]
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	e000e100 	.word	0xe000e100
 8004134:	e000ed00 	.word	0xe000ed00

08004138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004138:	b480      	push	{r7}
 800413a:	b089      	sub	sp, #36	@ 0x24
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 0307 	and.w	r3, r3, #7
 800414a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f1c3 0307 	rsb	r3, r3, #7
 8004152:	2b04      	cmp	r3, #4
 8004154:	bf28      	it	cs
 8004156:	2304      	movcs	r3, #4
 8004158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	3304      	adds	r3, #4
 800415e:	2b06      	cmp	r3, #6
 8004160:	d902      	bls.n	8004168 <NVIC_EncodePriority+0x30>
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	3b03      	subs	r3, #3
 8004166:	e000      	b.n	800416a <NVIC_EncodePriority+0x32>
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800416c:	f04f 32ff 	mov.w	r2, #4294967295
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43da      	mvns	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	401a      	ands	r2, r3
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004180:	f04f 31ff 	mov.w	r1, #4294967295
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	fa01 f303 	lsl.w	r3, r1, r3
 800418a:	43d9      	mvns	r1, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004190:	4313      	orrs	r3, r2
         );
}
 8004192:	4618      	mov	r0, r3
 8004194:	3724      	adds	r7, #36	@ 0x24
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
	...

080041a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3b01      	subs	r3, #1
 80041ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041b0:	d301      	bcc.n	80041b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041b2:	2301      	movs	r3, #1
 80041b4:	e00f      	b.n	80041d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041b6:	4a0a      	ldr	r2, [pc, #40]	@ (80041e0 <SysTick_Config+0x40>)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041be:	210f      	movs	r1, #15
 80041c0:	f04f 30ff 	mov.w	r0, #4294967295
 80041c4:	f7ff ff8e 	bl	80040e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041c8:	4b05      	ldr	r3, [pc, #20]	@ (80041e0 <SysTick_Config+0x40>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ce:	4b04      	ldr	r3, [pc, #16]	@ (80041e0 <SysTick_Config+0x40>)
 80041d0:	2207      	movs	r2, #7
 80041d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	e000e010 	.word	0xe000e010

080041e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f7ff ff29 	bl	8004044 <__NVIC_SetPriorityGrouping>
}
 80041f2:	bf00      	nop
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b086      	sub	sp, #24
 80041fe:	af00      	add	r7, sp, #0
 8004200:	4603      	mov	r3, r0
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	607a      	str	r2, [r7, #4]
 8004206:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004208:	2300      	movs	r3, #0
 800420a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800420c:	f7ff ff3e 	bl	800408c <__NVIC_GetPriorityGrouping>
 8004210:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	68b9      	ldr	r1, [r7, #8]
 8004216:	6978      	ldr	r0, [r7, #20]
 8004218:	f7ff ff8e 	bl	8004138 <NVIC_EncodePriority>
 800421c:	4602      	mov	r2, r0
 800421e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004222:	4611      	mov	r1, r2
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff ff5d 	bl	80040e4 <__NVIC_SetPriority>
}
 800422a:	bf00      	nop
 800422c:	3718      	adds	r7, #24
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b082      	sub	sp, #8
 8004236:	af00      	add	r7, sp, #0
 8004238:	4603      	mov	r3, r0
 800423a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800423c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff ff31 	bl	80040a8 <__NVIC_EnableIRQ>
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff ffa2 	bl	80041a0 <SysTick_Config>
 800425c:	4603      	mov	r3, r0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004274:	f7ff feb6 	bl	8003fe4 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e099      	b.n	80043b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f022 0201 	bic.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042a4:	e00f      	b.n	80042c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042a6:	f7ff fe9d 	bl	8003fe4 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b05      	cmp	r3, #5
 80042b2:	d908      	bls.n	80042c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2220      	movs	r2, #32
 80042b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2203      	movs	r2, #3
 80042be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e078      	b.n	80043b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1e8      	bne.n	80042a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	4b38      	ldr	r3, [pc, #224]	@ (80043c0 <HAL_DMA_Init+0x158>)
 80042e0:	4013      	ands	r3, r2
 80042e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4313      	orrs	r3, r2
 8004316:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	2b04      	cmp	r3, #4
 800431e:	d107      	bne.n	8004330 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004328:	4313      	orrs	r3, r2
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	f023 0307 	bic.w	r3, r3, #7
 8004346:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	4313      	orrs	r3, r2
 8004350:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004356:	2b04      	cmp	r3, #4
 8004358:	d117      	bne.n	800438a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00e      	beq.n	800438a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 fb73 	bl	8004a58 <DMA_CheckFifoParam>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d008      	beq.n	800438a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2240      	movs	r2, #64	@ 0x40
 800437c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004386:	2301      	movs	r3, #1
 8004388:	e016      	b.n	80043b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fb2a 	bl	80049ec <DMA_CalcBaseAndBitshift>
 8004398:	4603      	mov	r3, r0
 800439a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	223f      	movs	r2, #63	@ 0x3f
 80043a2:	409a      	lsls	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	f010803f 	.word	0xf010803f

080043c4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e050      	b.n	8004478 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d101      	bne.n	80043e6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80043e2:	2302      	movs	r3, #2
 80043e4:	e048      	b.n	8004478 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0201 	bic.w	r2, r2, #1
 80043f4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2200      	movs	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2200      	movs	r2, #0
 8004404:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2200      	movs	r2, #0
 800440c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2200      	movs	r2, #0
 800441c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2221      	movs	r2, #33	@ 0x21
 8004424:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fae0 	bl	80049ec <DMA_CalcBaseAndBitshift>
 800442c:	4603      	mov	r3, r0
 800442e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004434:	223f      	movs	r2, #63	@ 0x3f
 8004436:	409a      	lsls	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	4618      	mov	r0, r3
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004496:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_DMA_Start_IT+0x26>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e048      	b.n	8004538 <HAL_DMA_Start_IT+0xb8>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d137      	bne.n	800452a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2202      	movs	r2, #2
 80044be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 fa5e 	bl	8004990 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d8:	223f      	movs	r2, #63	@ 0x3f
 80044da:	409a      	lsls	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0216 	orr.w	r2, r2, #22
 80044ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	695a      	ldr	r2, [r3, #20]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044fe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	2b00      	cmp	r3, #0
 8004506:	d007      	beq.n	8004518 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f042 0208 	orr.w	r2, r2, #8
 8004516:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0201 	orr.w	r2, r2, #1
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	e005      	b.n	8004536 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004532:	2302      	movs	r3, #2
 8004534:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004536:	7dfb      	ldrb	r3, [r7, #23]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800454e:	f7ff fd49 	bl	8003fe4 <HAL_GetTick>
 8004552:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d008      	beq.n	8004572 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2280      	movs	r2, #128	@ 0x80
 8004564:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e052      	b.n	8004618 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0216 	bic.w	r2, r2, #22
 8004580:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004590:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004596:	2b00      	cmp	r3, #0
 8004598:	d103      	bne.n	80045a2 <HAL_DMA_Abort+0x62>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d007      	beq.n	80045b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 0208 	bic.w	r2, r2, #8
 80045b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 0201 	bic.w	r2, r2, #1
 80045c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045c2:	e013      	b.n	80045ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045c4:	f7ff fd0e 	bl	8003fe4 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b05      	cmp	r3, #5
 80045d0:	d90c      	bls.n	80045ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2203      	movs	r2, #3
 80045dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e015      	b.n	8004618 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1e4      	bne.n	80045c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fe:	223f      	movs	r2, #63	@ 0x3f
 8004600:	409a      	lsls	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d004      	beq.n	800463e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2280      	movs	r2, #128	@ 0x80
 8004638:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e00c      	b.n	8004658 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2205      	movs	r2, #5
 8004642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0201 	bic.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004670:	4b8e      	ldr	r3, [pc, #568]	@ (80048ac <HAL_DMA_IRQHandler+0x248>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a8e      	ldr	r2, [pc, #568]	@ (80048b0 <HAL_DMA_IRQHandler+0x24c>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	0a9b      	lsrs	r3, r3, #10
 800467c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004682:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800468e:	2208      	movs	r2, #8
 8004690:	409a      	lsls	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4013      	ands	r3, r2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d01a      	beq.n	80046d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d013      	beq.n	80046d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0204 	bic.w	r2, r2, #4
 80046b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046bc:	2208      	movs	r2, #8
 80046be:	409a      	lsls	r2, r3
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c8:	f043 0201 	orr.w	r2, r3, #1
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d4:	2201      	movs	r2, #1
 80046d6:	409a      	lsls	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4013      	ands	r3, r2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d012      	beq.n	8004706 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00b      	beq.n	8004706 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f2:	2201      	movs	r2, #1
 80046f4:	409a      	lsls	r2, r3
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fe:	f043 0202 	orr.w	r2, r3, #2
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800470a:	2204      	movs	r2, #4
 800470c:	409a      	lsls	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4013      	ands	r3, r2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d012      	beq.n	800473c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00b      	beq.n	800473c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004728:	2204      	movs	r2, #4
 800472a:	409a      	lsls	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004734:	f043 0204 	orr.w	r2, r3, #4
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004740:	2210      	movs	r2, #16
 8004742:	409a      	lsls	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4013      	ands	r3, r2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d043      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b00      	cmp	r3, #0
 8004758:	d03c      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475e:	2210      	movs	r2, #16
 8004760:	409a      	lsls	r2, r3
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d018      	beq.n	80047a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d108      	bne.n	8004794 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	2b00      	cmp	r3, #0
 8004788:	d024      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	4798      	blx	r3
 8004792:	e01f      	b.n	80047d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01b      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	4798      	blx	r3
 80047a4:	e016      	b.n	80047d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d107      	bne.n	80047c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0208 	bic.w	r2, r2, #8
 80047c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d8:	2220      	movs	r2, #32
 80047da:	409a      	lsls	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4013      	ands	r3, r2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 808f 	beq.w	8004904 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0310 	and.w	r3, r3, #16
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 8087 	beq.w	8004904 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fa:	2220      	movs	r2, #32
 80047fc:	409a      	lsls	r2, r3
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b05      	cmp	r3, #5
 800480c:	d136      	bne.n	800487c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0216 	bic.w	r2, r2, #22
 800481c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800482c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d103      	bne.n	800483e <HAL_DMA_IRQHandler+0x1da>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0208 	bic.w	r2, r2, #8
 800484c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004852:	223f      	movs	r2, #63	@ 0x3f
 8004854:	409a      	lsls	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800486e:	2b00      	cmp	r3, #0
 8004870:	d07e      	beq.n	8004970 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	4798      	blx	r3
        }
        return;
 800487a:	e079      	b.n	8004970 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d01d      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10d      	bne.n	80048b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489c:	2b00      	cmp	r3, #0
 800489e:	d031      	beq.n	8004904 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	4798      	blx	r3
 80048a8:	e02c      	b.n	8004904 <HAL_DMA_IRQHandler+0x2a0>
 80048aa:	bf00      	nop
 80048ac:	20000000 	.word	0x20000000
 80048b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d023      	beq.n	8004904 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	4798      	blx	r3
 80048c4:	e01e      	b.n	8004904 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10f      	bne.n	80048f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 0210 	bic.w	r2, r2, #16
 80048e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d003      	beq.n	8004904 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004908:	2b00      	cmp	r3, #0
 800490a:	d032      	beq.n	8004972 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d022      	beq.n	800495e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2205      	movs	r2, #5
 800491c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0201 	bic.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	3301      	adds	r3, #1
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	429a      	cmp	r2, r3
 800493a:	d307      	bcc.n	800494c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f2      	bne.n	8004930 <HAL_DMA_IRQHandler+0x2cc>
 800494a:	e000      	b.n	800494e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800494c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004962:	2b00      	cmp	r3, #0
 8004964:	d005      	beq.n	8004972 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	4798      	blx	r3
 800496e:	e000      	b.n	8004972 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004970:	bf00      	nop
    }
  }
}
 8004972:	3718      	adds	r7, #24
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004984:	4618      	mov	r0, r3
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80049ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2b40      	cmp	r3, #64	@ 0x40
 80049bc:	d108      	bne.n	80049d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80049ce:	e007      	b.n	80049e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	60da      	str	r2, [r3, #12]
}
 80049e0:	bf00      	nop
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	3b10      	subs	r3, #16
 80049fc:	4a13      	ldr	r2, [pc, #76]	@ (8004a4c <DMA_CalcBaseAndBitshift+0x60>)
 80049fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004a02:	091b      	lsrs	r3, r3, #4
 8004a04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a06:	4a12      	ldr	r2, [pc, #72]	@ (8004a50 <DMA_CalcBaseAndBitshift+0x64>)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d908      	bls.n	8004a2c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	4b0c      	ldr	r3, [pc, #48]	@ (8004a54 <DMA_CalcBaseAndBitshift+0x68>)
 8004a22:	4013      	ands	r3, r2
 8004a24:	1d1a      	adds	r2, r3, #4
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a2a:	e006      	b.n	8004a3a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	461a      	mov	r2, r3
 8004a32:	4b08      	ldr	r3, [pc, #32]	@ (8004a54 <DMA_CalcBaseAndBitshift+0x68>)
 8004a34:	4013      	ands	r3, r2
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3714      	adds	r7, #20
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	aaaaaaab 	.word	0xaaaaaaab
 8004a50:	08010970 	.word	0x08010970
 8004a54:	fffffc00 	.word	0xfffffc00

08004a58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d11f      	bne.n	8004ab2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b03      	cmp	r3, #3
 8004a76:	d856      	bhi.n	8004b26 <DMA_CheckFifoParam+0xce>
 8004a78:	a201      	add	r2, pc, #4	@ (adr r2, 8004a80 <DMA_CheckFifoParam+0x28>)
 8004a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7e:	bf00      	nop
 8004a80:	08004a91 	.word	0x08004a91
 8004a84:	08004aa3 	.word	0x08004aa3
 8004a88:	08004a91 	.word	0x08004a91
 8004a8c:	08004b27 	.word	0x08004b27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d046      	beq.n	8004b2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aa0:	e043      	b.n	8004b2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004aaa:	d140      	bne.n	8004b2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ab0:	e03d      	b.n	8004b2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aba:	d121      	bne.n	8004b00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2b03      	cmp	r3, #3
 8004ac0:	d837      	bhi.n	8004b32 <DMA_CheckFifoParam+0xda>
 8004ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac8 <DMA_CheckFifoParam+0x70>)
 8004ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac8:	08004ad9 	.word	0x08004ad9
 8004acc:	08004adf 	.word	0x08004adf
 8004ad0:	08004ad9 	.word	0x08004ad9
 8004ad4:	08004af1 	.word	0x08004af1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
      break;
 8004adc:	e030      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d025      	beq.n	8004b36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aee:	e022      	b.n	8004b36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004af8:	d11f      	bne.n	8004b3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004afe:	e01c      	b.n	8004b3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d903      	bls.n	8004b0e <DMA_CheckFifoParam+0xb6>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b03      	cmp	r3, #3
 8004b0a:	d003      	beq.n	8004b14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b0c:	e018      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	73fb      	strb	r3, [r7, #15]
      break;
 8004b12:	e015      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00e      	beq.n	8004b3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
      break;
 8004b24:	e00b      	b.n	8004b3e <DMA_CheckFifoParam+0xe6>
      break;
 8004b26:	bf00      	nop
 8004b28:	e00a      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;
 8004b2a:	bf00      	nop
 8004b2c:	e008      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;
 8004b2e:	bf00      	nop
 8004b30:	e006      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;
 8004b32:	bf00      	nop
 8004b34:	e004      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;
 8004b36:	bf00      	nop
 8004b38:	e002      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;   
 8004b3a:	bf00      	nop
 8004b3c:	e000      	b.n	8004b40 <DMA_CheckFifoParam+0xe8>
      break;
 8004b3e:	bf00      	nop
    }
  } 
  
  return status; 
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop

08004b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b089      	sub	sp, #36	@ 0x24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61fb      	str	r3, [r7, #28]
 8004b6e:	e175      	b.n	8004e5c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b70:	2201      	movs	r2, #1
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4013      	ands	r3, r2
 8004b82:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	f040 8164 	bne.w	8004e56 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d005      	beq.n	8004ba6 <HAL_GPIO_Init+0x56>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f003 0303 	and.w	r3, r3, #3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d130      	bne.n	8004c08 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	2203      	movs	r2, #3
 8004bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68da      	ldr	r2, [r3, #12]
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bdc:	2201      	movs	r2, #1
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	43db      	mvns	r3, r3
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	4013      	ands	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	091b      	lsrs	r3, r3, #4
 8004bf2:	f003 0201 	and.w	r2, r3, #1
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f003 0303 	and.w	r3, r3, #3
 8004c10:	2b03      	cmp	r3, #3
 8004c12:	d017      	beq.n	8004c44 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	2203      	movs	r2, #3
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	689a      	ldr	r2, [r3, #8]
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	005b      	lsls	r3, r3, #1
 8004c34:	fa02 f303 	lsl.w	r3, r2, r3
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f003 0303 	and.w	r3, r3, #3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d123      	bne.n	8004c98 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	08da      	lsrs	r2, r3, #3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	3208      	adds	r2, #8
 8004c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	220f      	movs	r2, #15
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	4013      	ands	r3, r2
 8004c72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	08da      	lsrs	r2, r3, #3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	3208      	adds	r2, #8
 8004c92:	69b9      	ldr	r1, [r7, #24]
 8004c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	4013      	ands	r3, r2
 8004cae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f003 0203 	and.w	r2, r3, #3
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	69ba      	ldr	r2, [r7, #24]
 8004cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 80be 	beq.w	8004e56 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cda:	4b66      	ldr	r3, [pc, #408]	@ (8004e74 <HAL_GPIO_Init+0x324>)
 8004cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cde:	4a65      	ldr	r2, [pc, #404]	@ (8004e74 <HAL_GPIO_Init+0x324>)
 8004ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ce6:	4b63      	ldr	r3, [pc, #396]	@ (8004e74 <HAL_GPIO_Init+0x324>)
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004cf2:	4a61      	ldr	r2, [pc, #388]	@ (8004e78 <HAL_GPIO_Init+0x328>)
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	089b      	lsrs	r3, r3, #2
 8004cf8:	3302      	adds	r3, #2
 8004cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	220f      	movs	r2, #15
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	43db      	mvns	r3, r3
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4013      	ands	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a58      	ldr	r2, [pc, #352]	@ (8004e7c <HAL_GPIO_Init+0x32c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d037      	beq.n	8004d8e <HAL_GPIO_Init+0x23e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a57      	ldr	r2, [pc, #348]	@ (8004e80 <HAL_GPIO_Init+0x330>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d031      	beq.n	8004d8a <HAL_GPIO_Init+0x23a>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a56      	ldr	r2, [pc, #344]	@ (8004e84 <HAL_GPIO_Init+0x334>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d02b      	beq.n	8004d86 <HAL_GPIO_Init+0x236>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a55      	ldr	r2, [pc, #340]	@ (8004e88 <HAL_GPIO_Init+0x338>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d025      	beq.n	8004d82 <HAL_GPIO_Init+0x232>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a54      	ldr	r2, [pc, #336]	@ (8004e8c <HAL_GPIO_Init+0x33c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d01f      	beq.n	8004d7e <HAL_GPIO_Init+0x22e>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a53      	ldr	r2, [pc, #332]	@ (8004e90 <HAL_GPIO_Init+0x340>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d019      	beq.n	8004d7a <HAL_GPIO_Init+0x22a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a52      	ldr	r2, [pc, #328]	@ (8004e94 <HAL_GPIO_Init+0x344>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d013      	beq.n	8004d76 <HAL_GPIO_Init+0x226>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a51      	ldr	r2, [pc, #324]	@ (8004e98 <HAL_GPIO_Init+0x348>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00d      	beq.n	8004d72 <HAL_GPIO_Init+0x222>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a50      	ldr	r2, [pc, #320]	@ (8004e9c <HAL_GPIO_Init+0x34c>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d007      	beq.n	8004d6e <HAL_GPIO_Init+0x21e>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a4f      	ldr	r2, [pc, #316]	@ (8004ea0 <HAL_GPIO_Init+0x350>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d101      	bne.n	8004d6a <HAL_GPIO_Init+0x21a>
 8004d66:	2309      	movs	r3, #9
 8004d68:	e012      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d6a:	230a      	movs	r3, #10
 8004d6c:	e010      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d6e:	2308      	movs	r3, #8
 8004d70:	e00e      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d72:	2307      	movs	r3, #7
 8004d74:	e00c      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d76:	2306      	movs	r3, #6
 8004d78:	e00a      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d7a:	2305      	movs	r3, #5
 8004d7c:	e008      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d7e:	2304      	movs	r3, #4
 8004d80:	e006      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d82:	2303      	movs	r3, #3
 8004d84:	e004      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d86:	2302      	movs	r3, #2
 8004d88:	e002      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e000      	b.n	8004d90 <HAL_GPIO_Init+0x240>
 8004d8e:	2300      	movs	r3, #0
 8004d90:	69fa      	ldr	r2, [r7, #28]
 8004d92:	f002 0203 	and.w	r2, r2, #3
 8004d96:	0092      	lsls	r2, r2, #2
 8004d98:	4093      	lsls	r3, r2
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004da0:	4935      	ldr	r1, [pc, #212]	@ (8004e78 <HAL_GPIO_Init+0x328>)
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	089b      	lsrs	r3, r3, #2
 8004da6:	3302      	adds	r3, #2
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dae:	4b3d      	ldr	r3, [pc, #244]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dd2:	4a34      	ldr	r2, [pc, #208]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dd8:	4b32      	ldr	r3, [pc, #200]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dfc:	4a29      	ldr	r2, [pc, #164]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e02:	4b28      	ldr	r3, [pc, #160]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e26:	4a1f      	ldr	r2, [pc, #124]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	43db      	mvns	r3, r3
 8004e36:	69ba      	ldr	r2, [r7, #24]
 8004e38:	4013      	ands	r3, r2
 8004e3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e50:	4a14      	ldr	r2, [pc, #80]	@ (8004ea4 <HAL_GPIO_Init+0x354>)
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	61fb      	str	r3, [r7, #28]
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	2b0f      	cmp	r3, #15
 8004e60:	f67f ae86 	bls.w	8004b70 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	3724      	adds	r7, #36	@ 0x24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40013800 	.word	0x40013800
 8004e7c:	40020000 	.word	0x40020000
 8004e80:	40020400 	.word	0x40020400
 8004e84:	40020800 	.word	0x40020800
 8004e88:	40020c00 	.word	0x40020c00
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	40021400 	.word	0x40021400
 8004e94:	40021800 	.word	0x40021800
 8004e98:	40021c00 	.word	0x40021c00
 8004e9c:	40022000 	.word	0x40022000
 8004ea0:	40022400 	.word	0x40022400
 8004ea4:	40013c00 	.word	0x40013c00

08004ea8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	e0d9      	b.n	8005078 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	f040 80c9 	bne.w	8005072 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004ee0:	4a6b      	ldr	r2, [pc, #428]	@ (8005090 <HAL_GPIO_DeInit+0x1e8>)
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	089b      	lsrs	r3, r3, #2
 8004ee6:	3302      	adds	r3, #2
 8004ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eec:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f003 0303 	and.w	r3, r3, #3
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	220f      	movs	r2, #15
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	4013      	ands	r3, r2
 8004f00:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a63      	ldr	r2, [pc, #396]	@ (8005094 <HAL_GPIO_DeInit+0x1ec>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d037      	beq.n	8004f7a <HAL_GPIO_DeInit+0xd2>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a62      	ldr	r2, [pc, #392]	@ (8005098 <HAL_GPIO_DeInit+0x1f0>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d031      	beq.n	8004f76 <HAL_GPIO_DeInit+0xce>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a61      	ldr	r2, [pc, #388]	@ (800509c <HAL_GPIO_DeInit+0x1f4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d02b      	beq.n	8004f72 <HAL_GPIO_DeInit+0xca>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a60      	ldr	r2, [pc, #384]	@ (80050a0 <HAL_GPIO_DeInit+0x1f8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d025      	beq.n	8004f6e <HAL_GPIO_DeInit+0xc6>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a5f      	ldr	r2, [pc, #380]	@ (80050a4 <HAL_GPIO_DeInit+0x1fc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d01f      	beq.n	8004f6a <HAL_GPIO_DeInit+0xc2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a5e      	ldr	r2, [pc, #376]	@ (80050a8 <HAL_GPIO_DeInit+0x200>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d019      	beq.n	8004f66 <HAL_GPIO_DeInit+0xbe>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a5d      	ldr	r2, [pc, #372]	@ (80050ac <HAL_GPIO_DeInit+0x204>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d013      	beq.n	8004f62 <HAL_GPIO_DeInit+0xba>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a5c      	ldr	r2, [pc, #368]	@ (80050b0 <HAL_GPIO_DeInit+0x208>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d00d      	beq.n	8004f5e <HAL_GPIO_DeInit+0xb6>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a5b      	ldr	r2, [pc, #364]	@ (80050b4 <HAL_GPIO_DeInit+0x20c>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d007      	beq.n	8004f5a <HAL_GPIO_DeInit+0xb2>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a5a      	ldr	r2, [pc, #360]	@ (80050b8 <HAL_GPIO_DeInit+0x210>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d101      	bne.n	8004f56 <HAL_GPIO_DeInit+0xae>
 8004f52:	2309      	movs	r3, #9
 8004f54:	e012      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f56:	230a      	movs	r3, #10
 8004f58:	e010      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f5a:	2308      	movs	r3, #8
 8004f5c:	e00e      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f5e:	2307      	movs	r3, #7
 8004f60:	e00c      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f62:	2306      	movs	r3, #6
 8004f64:	e00a      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f66:	2305      	movs	r3, #5
 8004f68:	e008      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f6a:	2304      	movs	r3, #4
 8004f6c:	e006      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e004      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e002      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f76:	2301      	movs	r3, #1
 8004f78:	e000      	b.n	8004f7c <HAL_GPIO_DeInit+0xd4>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	f002 0203 	and.w	r2, r2, #3
 8004f82:	0092      	lsls	r2, r2, #2
 8004f84:	4093      	lsls	r3, r2
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d132      	bne.n	8004ff2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004f8c:	4b4b      	ldr	r3, [pc, #300]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	43db      	mvns	r3, r3
 8004f94:	4949      	ldr	r1, [pc, #292]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004f9a:	4b48      	ldr	r3, [pc, #288]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	4946      	ldr	r1, [pc, #280]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004fa8:	4b44      	ldr	r3, [pc, #272]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004faa:	68da      	ldr	r2, [r3, #12]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	4942      	ldr	r1, [pc, #264]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004fb6:	4b41      	ldr	r3, [pc, #260]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	43db      	mvns	r3, r3
 8004fbe:	493f      	ldr	r1, [pc, #252]	@ (80050bc <HAL_GPIO_DeInit+0x214>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	220f      	movs	r2, #15
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004fd4:	4a2e      	ldr	r2, [pc, #184]	@ (8005090 <HAL_GPIO_DeInit+0x1e8>)
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	089b      	lsrs	r3, r3, #2
 8004fda:	3302      	adds	r3, #2
 8004fdc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	43da      	mvns	r2, r3
 8004fe4:	482a      	ldr	r0, [pc, #168]	@ (8005090 <HAL_GPIO_DeInit+0x1e8>)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	089b      	lsrs	r3, r3, #2
 8004fea:	400a      	ands	r2, r1
 8004fec:	3302      	adds	r3, #2
 8004fee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	2103      	movs	r1, #3
 8004ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8005000:	43db      	mvns	r3, r3
 8005002:	401a      	ands	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	08da      	lsrs	r2, r3, #3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	3208      	adds	r2, #8
 8005010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	220f      	movs	r2, #15
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	43db      	mvns	r3, r3
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	08d2      	lsrs	r2, r2, #3
 8005028:	4019      	ands	r1, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3208      	adds	r2, #8
 800502e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68da      	ldr	r2, [r3, #12]
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	2103      	movs	r1, #3
 800503c:	fa01 f303 	lsl.w	r3, r1, r3
 8005040:	43db      	mvns	r3, r3
 8005042:	401a      	ands	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	2101      	movs	r1, #1
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	fa01 f303 	lsl.w	r3, r1, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	401a      	ands	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	005b      	lsls	r3, r3, #1
 8005064:	2103      	movs	r1, #3
 8005066:	fa01 f303 	lsl.w	r3, r1, r3
 800506a:	43db      	mvns	r3, r3
 800506c:	401a      	ands	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	3301      	adds	r3, #1
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2b0f      	cmp	r3, #15
 800507c:	f67f af22 	bls.w	8004ec4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40013800 	.word	0x40013800
 8005094:	40020000 	.word	0x40020000
 8005098:	40020400 	.word	0x40020400
 800509c:	40020800 	.word	0x40020800
 80050a0:	40020c00 	.word	0x40020c00
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40021400 	.word	0x40021400
 80050ac:	40021800 	.word	0x40021800
 80050b0:	40021c00 	.word	0x40021c00
 80050b4:	40022000 	.word	0x40022000
 80050b8:	40022400 	.word	0x40022400
 80050bc:	40013c00 	.word	0x40013c00

080050c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	887b      	ldrh	r3, [r7, #2]
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050d8:	2301      	movs	r3, #1
 80050da:	73fb      	strb	r3, [r7, #15]
 80050dc:	e001      	b.n	80050e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050de:	2300      	movs	r3, #0
 80050e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	460b      	mov	r3, r1
 80050fa:	807b      	strh	r3, [r7, #2]
 80050fc:	4613      	mov	r3, r2
 80050fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005100:	787b      	ldrb	r3, [r7, #1]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005106:	887a      	ldrh	r2, [r7, #2]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800510c:	e003      	b.n	8005116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800510e:	887b      	ldrh	r3, [r7, #2]
 8005110:	041a      	lsls	r2, r3, #16
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	619a      	str	r2, [r3, #24]
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	460b      	mov	r3, r1
 800512c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005134:	887a      	ldrh	r2, [r7, #2]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4013      	ands	r3, r2
 800513a:	041a      	lsls	r2, r3, #16
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	43d9      	mvns	r1, r3
 8005140:	887b      	ldrh	r3, [r7, #2]
 8005142:	400b      	ands	r3, r1
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	619a      	str	r2, [r3, #24]
}
 800514a:	bf00      	nop
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005162:	4b08      	ldr	r3, [pc, #32]	@ (8005184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005164:	695a      	ldr	r2, [r3, #20]
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	4013      	ands	r3, r2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d006      	beq.n	800517c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800516e:	4a05      	ldr	r2, [pc, #20]	@ (8005184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005170:	88fb      	ldrh	r3, [r7, #6]
 8005172:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005174:	88fb      	ldrh	r3, [r7, #6]
 8005176:	4618      	mov	r0, r3
 8005178:	f7fc f930 	bl	80013dc <HAL_GPIO_EXTI_Callback>
  }
}
 800517c:	bf00      	nop
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	40013c00 	.word	0x40013c00

08005188 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e08b      	b.n	80052b2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f8b5 	bl	800531e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2224      	movs	r2, #36	@ 0x24
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 0201 	bic.w	r2, r2, #1
 80051ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80051d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d107      	bne.n	8005202 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051fe:	609a      	str	r2, [r3, #8]
 8005200:	e006      	b.n	8005210 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800520e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	2b02      	cmp	r3, #2
 8005216:	d108      	bne.n	800522a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005226:	605a      	str	r2, [r3, #4]
 8005228:	e007      	b.n	800523a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005238:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	4b1d      	ldr	r3, [pc, #116]	@ (80052bc <HAL_I2C_Init+0x134>)
 8005246:	430b      	orrs	r3, r1
 8005248:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005258:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691a      	ldr	r2, [r3, #16]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69d9      	ldr	r1, [r3, #28]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a1a      	ldr	r2, [r3, #32]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0201 	orr.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2220      	movs	r2, #32
 800529e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3708      	adds	r7, #8
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	02008000 	.word	0x02008000

080052c0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e021      	b.n	8005316 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2224      	movs	r2, #36	@ 0x24
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 0201 	bic.w	r2, r2, #1
 80052e8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f821 	bl	8005332 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
	...

08005348 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af02      	add	r7, sp, #8
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	4608      	mov	r0, r1
 8005352:	4611      	mov	r1, r2
 8005354:	461a      	mov	r2, r3
 8005356:	4603      	mov	r3, r0
 8005358:	817b      	strh	r3, [r7, #10]
 800535a:	460b      	mov	r3, r1
 800535c:	813b      	strh	r3, [r7, #8]
 800535e:	4613      	mov	r3, r2
 8005360:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b20      	cmp	r3, #32
 800536c:	f040 80f9 	bne.w	8005562 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d002      	beq.n	800537c <HAL_I2C_Mem_Write+0x34>
 8005376:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005378:	2b00      	cmp	r3, #0
 800537a:	d105      	bne.n	8005388 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005382:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e0ed      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800538e:	2b01      	cmp	r3, #1
 8005390:	d101      	bne.n	8005396 <HAL_I2C_Mem_Write+0x4e>
 8005392:	2302      	movs	r3, #2
 8005394:	e0e6      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800539e:	f7fe fe21 	bl	8003fe4 <HAL_GetTick>
 80053a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	2319      	movs	r3, #25
 80053aa:	2201      	movs	r2, #1
 80053ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 fad1 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e0d1      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2221      	movs	r2, #33	@ 0x21
 80053c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2240      	movs	r2, #64	@ 0x40
 80053cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a3a      	ldr	r2, [r7, #32]
 80053da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80053e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053e8:	88f8      	ldrh	r0, [r7, #6]
 80053ea:	893a      	ldrh	r2, [r7, #8]
 80053ec:	8979      	ldrh	r1, [r7, #10]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	9301      	str	r3, [sp, #4]
 80053f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	4603      	mov	r3, r0
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f9e1 	bl	80057c0 <I2C_RequestMemoryWrite>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d005      	beq.n	8005410 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e0a9      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005414:	b29b      	uxth	r3, r3
 8005416:	2bff      	cmp	r3, #255	@ 0xff
 8005418:	d90e      	bls.n	8005438 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	22ff      	movs	r2, #255	@ 0xff
 800541e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005424:	b2da      	uxtb	r2, r3
 8005426:	8979      	ldrh	r1, [r7, #10]
 8005428:	2300      	movs	r3, #0
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 fc55 	bl	8005ce0 <I2C_TransferConfig>
 8005436:	e00f      	b.n	8005458 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005446:	b2da      	uxtb	r2, r3
 8005448:	8979      	ldrh	r1, [r7, #10]
 800544a:	2300      	movs	r3, #0
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 fc44 	bl	8005ce0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fad4 	bl	8005a0a <I2C_WaitOnTXISFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e07b      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	781a      	ldrb	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005486:	b29b      	uxth	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	b29a      	uxth	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d034      	beq.n	8005510 <HAL_I2C_Mem_Write+0x1c8>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d130      	bne.n	8005510 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	2200      	movs	r2, #0
 80054b6:	2180      	movs	r1, #128	@ 0x80
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 fa4d 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e04d      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	2bff      	cmp	r3, #255	@ 0xff
 80054d0:	d90e      	bls.n	80054f0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	22ff      	movs	r2, #255	@ 0xff
 80054d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	8979      	ldrh	r1, [r7, #10]
 80054e0:	2300      	movs	r3, #0
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 fbf9 	bl	8005ce0 <I2C_TransferConfig>
 80054ee:	e00f      	b.n	8005510 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	8979      	ldrh	r1, [r7, #10]
 8005502:	2300      	movs	r3, #0
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 fbe8 	bl	8005ce0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d19e      	bne.n	8005458 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 faba 	bl	8005a98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e01a      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2220      	movs	r2, #32
 8005534:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6859      	ldr	r1, [r3, #4]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b0a      	ldr	r3, [pc, #40]	@ (800556c <HAL_I2C_Mem_Write+0x224>)
 8005542:	400b      	ands	r3, r1
 8005544:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	e000      	b.n	8005564 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005562:	2302      	movs	r3, #2
  }
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	fe00e800 	.word	0xfe00e800

08005570 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b088      	sub	sp, #32
 8005574:	af02      	add	r7, sp, #8
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	4608      	mov	r0, r1
 800557a:	4611      	mov	r1, r2
 800557c:	461a      	mov	r2, r3
 800557e:	4603      	mov	r3, r0
 8005580:	817b      	strh	r3, [r7, #10]
 8005582:	460b      	mov	r3, r1
 8005584:	813b      	strh	r3, [r7, #8]
 8005586:	4613      	mov	r3, r2
 8005588:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005590:	b2db      	uxtb	r3, r3
 8005592:	2b20      	cmp	r3, #32
 8005594:	f040 80fd 	bne.w	8005792 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <HAL_I2C_Mem_Read+0x34>
 800559e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d105      	bne.n	80055b0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e0f1      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d101      	bne.n	80055be <HAL_I2C_Mem_Read+0x4e>
 80055ba:	2302      	movs	r3, #2
 80055bc:	e0ea      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055c6:	f7fe fd0d 	bl	8003fe4 <HAL_GetTick>
 80055ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	2319      	movs	r3, #25
 80055d2:	2201      	movs	r2, #1
 80055d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 f9bd 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d001      	beq.n	80055e8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e0d5      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2222      	movs	r2, #34	@ 0x22
 80055ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2240      	movs	r2, #64	@ 0x40
 80055f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a3a      	ldr	r2, [r7, #32]
 8005602:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005608:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005610:	88f8      	ldrh	r0, [r7, #6]
 8005612:	893a      	ldrh	r2, [r7, #8]
 8005614:	8979      	ldrh	r1, [r7, #10]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	4603      	mov	r3, r0
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f921 	bl	8005868 <I2C_RequestMemoryRead>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d005      	beq.n	8005638 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e0ad      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800563c:	b29b      	uxth	r3, r3
 800563e:	2bff      	cmp	r3, #255	@ 0xff
 8005640:	d90e      	bls.n	8005660 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800564c:	b2da      	uxtb	r2, r3
 800564e:	8979      	ldrh	r1, [r7, #10]
 8005650:	4b52      	ldr	r3, [pc, #328]	@ (800579c <HAL_I2C_Mem_Read+0x22c>)
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 fb41 	bl	8005ce0 <I2C_TransferConfig>
 800565e:	e00f      	b.n	8005680 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800566e:	b2da      	uxtb	r2, r3
 8005670:	8979      	ldrh	r1, [r7, #10]
 8005672:	4b4a      	ldr	r3, [pc, #296]	@ (800579c <HAL_I2C_Mem_Read+0x22c>)
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 fb30 	bl	8005ce0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005686:	2200      	movs	r2, #0
 8005688:	2104      	movs	r1, #4
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 f964 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d001      	beq.n	800569a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e07c      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b6:	3b01      	subs	r3, #1
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d034      	beq.n	8005740 <HAL_I2C_Mem_Read+0x1d0>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d130      	bne.n	8005740 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e4:	2200      	movs	r2, #0
 80056e6:	2180      	movs	r1, #128	@ 0x80
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 f935 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e04d      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	2bff      	cmp	r3, #255	@ 0xff
 8005700:	d90e      	bls.n	8005720 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800570c:	b2da      	uxtb	r2, r3
 800570e:	8979      	ldrh	r1, [r7, #10]
 8005710:	2300      	movs	r3, #0
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005718:	68f8      	ldr	r0, [r7, #12]
 800571a:	f000 fae1 	bl	8005ce0 <I2C_TransferConfig>
 800571e:	e00f      	b.n	8005740 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005724:	b29a      	uxth	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572e:	b2da      	uxtb	r2, r3
 8005730:	8979      	ldrh	r1, [r7, #10]
 8005732:	2300      	movs	r3, #0
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f000 fad0 	bl	8005ce0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d19a      	bne.n	8005680 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f9a2 	bl	8005a98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e01a      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2220      	movs	r2, #32
 8005764:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6859      	ldr	r1, [r3, #4]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	4b0b      	ldr	r3, [pc, #44]	@ (80057a0 <HAL_I2C_Mem_Read+0x230>)
 8005772:	400b      	ands	r3, r1
 8005774:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2220      	movs	r2, #32
 800577a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800578e:	2300      	movs	r3, #0
 8005790:	e000      	b.n	8005794 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005792:	2302      	movs	r3, #2
  }
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	80002400 	.word	0x80002400
 80057a0:	fe00e800 	.word	0xfe00e800

080057a4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b2:	b2db      	uxtb	r3, r3
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af02      	add	r7, sp, #8
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	4608      	mov	r0, r1
 80057ca:	4611      	mov	r1, r2
 80057cc:	461a      	mov	r2, r3
 80057ce:	4603      	mov	r3, r0
 80057d0:	817b      	strh	r3, [r7, #10]
 80057d2:	460b      	mov	r3, r1
 80057d4:	813b      	strh	r3, [r7, #8]
 80057d6:	4613      	mov	r3, r2
 80057d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	8979      	ldrh	r1, [r7, #10]
 80057e0:	4b20      	ldr	r3, [pc, #128]	@ (8005864 <I2C_RequestMemoryWrite+0xa4>)
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 fa79 	bl	8005ce0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	69b9      	ldr	r1, [r7, #24]
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 f909 	bl	8005a0a <I2C_WaitOnTXISFlagUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e02c      	b.n	800585c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005802:	88fb      	ldrh	r3, [r7, #6]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d105      	bne.n	8005814 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005808:	893b      	ldrh	r3, [r7, #8]
 800580a:	b2da      	uxtb	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	629a      	str	r2, [r3, #40]	@ 0x28
 8005812:	e015      	b.n	8005840 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005814:	893b      	ldrh	r3, [r7, #8]
 8005816:	0a1b      	lsrs	r3, r3, #8
 8005818:	b29b      	uxth	r3, r3
 800581a:	b2da      	uxtb	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	69b9      	ldr	r1, [r7, #24]
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f000 f8ef 	bl	8005a0a <I2C_WaitOnTXISFlagUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e012      	b.n	800585c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005836:	893b      	ldrh	r3, [r7, #8]
 8005838:	b2da      	uxtb	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	2200      	movs	r2, #0
 8005848:	2180      	movs	r1, #128	@ 0x80
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f884 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	80002000 	.word	0x80002000

08005868 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af02      	add	r7, sp, #8
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	4608      	mov	r0, r1
 8005872:	4611      	mov	r1, r2
 8005874:	461a      	mov	r2, r3
 8005876:	4603      	mov	r3, r0
 8005878:	817b      	strh	r3, [r7, #10]
 800587a:	460b      	mov	r3, r1
 800587c:	813b      	strh	r3, [r7, #8]
 800587e:	4613      	mov	r3, r2
 8005880:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	b2da      	uxtb	r2, r3
 8005886:	8979      	ldrh	r1, [r7, #10]
 8005888:	4b20      	ldr	r3, [pc, #128]	@ (800590c <I2C_RequestMemoryRead+0xa4>)
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	2300      	movs	r3, #0
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 fa26 	bl	8005ce0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005894:	69fa      	ldr	r2, [r7, #28]
 8005896:	69b9      	ldr	r1, [r7, #24]
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 f8b6 	bl	8005a0a <I2C_WaitOnTXISFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e02c      	b.n	8005902 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058a8:	88fb      	ldrh	r3, [r7, #6]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d105      	bne.n	80058ba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058ae:	893b      	ldrh	r3, [r7, #8]
 80058b0:	b2da      	uxtb	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80058b8:	e015      	b.n	80058e6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058ba:	893b      	ldrh	r3, [r7, #8]
 80058bc:	0a1b      	lsrs	r3, r3, #8
 80058be:	b29b      	uxth	r3, r3
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058c8:	69fa      	ldr	r2, [r7, #28]
 80058ca:	69b9      	ldr	r1, [r7, #24]
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f89c 	bl	8005a0a <I2C_WaitOnTXISFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e012      	b.n	8005902 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058dc:	893b      	ldrh	r3, [r7, #8]
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	2200      	movs	r2, #0
 80058ee:	2140      	movs	r1, #64	@ 0x40
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 f831 	bl	8005958 <I2C_WaitOnFlagUntilTimeout>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e000      	b.n	8005902 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	80002000 	.word	0x80002000

08005910 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b02      	cmp	r3, #2
 8005924:	d103      	bne.n	800592e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2200      	movs	r2, #0
 800592c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b01      	cmp	r3, #1
 800593a:	d007      	beq.n	800594c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0201 	orr.w	r2, r2, #1
 800594a:	619a      	str	r2, [r3, #24]
  }
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	603b      	str	r3, [r7, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005968:	e03b      	b.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	6839      	ldr	r1, [r7, #0]
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f000 f8d6 	bl	8005b20 <I2C_IsErrorOccurred>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e041      	b.n	8005a02 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005984:	d02d      	beq.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005986:	f7fe fb2d 	bl	8003fe4 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d302      	bcc.n	800599c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d122      	bne.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	4013      	ands	r3, r2
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	bf0c      	ite	eq
 80059ac:	2301      	moveq	r3, #1
 80059ae:	2300      	movne	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	461a      	mov	r2, r3
 80059b4:	79fb      	ldrb	r3, [r7, #7]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d113      	bne.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059be:	f043 0220 	orr.w	r2, r3, #32
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e00f      	b.n	8005a02 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	699a      	ldr	r2, [r3, #24]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4013      	ands	r3, r2
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	bf0c      	ite	eq
 80059f2:	2301      	moveq	r3, #1
 80059f4:	2300      	movne	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	79fb      	ldrb	r3, [r7, #7]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d0b4      	beq.n	800596a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b084      	sub	sp, #16
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	60f8      	str	r0, [r7, #12]
 8005a12:	60b9      	str	r1, [r7, #8]
 8005a14:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a16:	e033      	b.n	8005a80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f87f 	bl	8005b20 <I2C_IsErrorOccurred>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e031      	b.n	8005a90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a32:	d025      	beq.n	8005a80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a34:	f7fe fad6 	bl	8003fe4 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d302      	bcc.n	8005a4a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d11a      	bne.n	8005a80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d013      	beq.n	8005a80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5c:	f043 0220 	orr.w	r2, r3, #32
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2220      	movs	r2, #32
 8005a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e007      	b.n	8005a90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d1c4      	bne.n	8005a18 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005aa4:	e02f      	b.n	8005b06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 f838 	bl	8005b20 <I2C_IsErrorOccurred>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e02d      	b.n	8005b16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aba:	f7fe fa93 	bl	8003fe4 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d302      	bcc.n	8005ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d11a      	bne.n	8005b06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f003 0320 	and.w	r3, r3, #32
 8005ada:	2b20      	cmp	r3, #32
 8005adc:	d013      	beq.n	8005b06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ae2:	f043 0220 	orr.w	r2, r3, #32
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e007      	b.n	8005b16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b20      	cmp	r3, #32
 8005b12:	d1c8      	bne.n	8005aa6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08a      	sub	sp, #40	@ 0x28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	f003 0310 	and.w	r3, r3, #16
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d068      	beq.n	8005c1e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2210      	movs	r2, #16
 8005b52:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b54:	e049      	b.n	8005bea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5c:	d045      	beq.n	8005bea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b5e:	f7fe fa41 	bl	8003fe4 <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d302      	bcc.n	8005b74 <I2C_IsErrorOccurred+0x54>
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d13a      	bne.n	8005bea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b7e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b86:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b96:	d121      	bne.n	8005bdc <I2C_IsErrorOccurred+0xbc>
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b9e:	d01d      	beq.n	8005bdc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ba0:	7cfb      	ldrb	r3, [r7, #19]
 8005ba2:	2b20      	cmp	r3, #32
 8005ba4:	d01a      	beq.n	8005bdc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bb4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005bb6:	f7fe fa15 	bl	8003fe4 <HAL_GetTick>
 8005bba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bbc:	e00e      	b.n	8005bdc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bbe:	f7fe fa11 	bl	8003fe4 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b19      	cmp	r3, #25
 8005bca:	d907      	bls.n	8005bdc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005bcc:	6a3b      	ldr	r3, [r7, #32]
 8005bce:	f043 0320 	orr.w	r3, r3, #32
 8005bd2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005bda:	e006      	b.n	8005bea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d1e9      	bne.n	8005bbe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	f003 0320 	and.w	r3, r3, #32
 8005bf4:	2b20      	cmp	r3, #32
 8005bf6:	d003      	beq.n	8005c00 <I2C_IsErrorOccurred+0xe0>
 8005bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0aa      	beq.n	8005b56 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d103      	bne.n	8005c10 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c10:	6a3b      	ldr	r3, [r7, #32]
 8005c12:	f043 0304 	orr.w	r3, r3, #4
 8005c16:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00b      	beq.n	8005c48 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	f043 0301 	orr.w	r3, r3, #1
 8005c36:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00b      	beq.n	8005c6a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	f043 0308 	orr.w	r3, r3, #8
 8005c58:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00b      	beq.n	8005c8c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	f043 0302 	orr.w	r3, r3, #2
 8005c7a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c84:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01c      	beq.n	8005cce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f7ff fe3b 	bl	8005910 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6859      	ldr	r1, [r3, #4]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cdc <I2C_IsErrorOccurred+0x1bc>)
 8005ca6:	400b      	ands	r3, r1
 8005ca8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005cce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3728      	adds	r7, #40	@ 0x28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	fe00e800 	.word	0xfe00e800

08005ce0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	607b      	str	r3, [r7, #4]
 8005cea:	460b      	mov	r3, r1
 8005cec:	817b      	strh	r3, [r7, #10]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005cf2:	897b      	ldrh	r3, [r7, #10]
 8005cf4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005cf8:	7a7b      	ldrb	r3, [r7, #9]
 8005cfa:	041b      	lsls	r3, r3, #16
 8005cfc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	0d5b      	lsrs	r3, r3, #21
 8005d1a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005d1e:	4b08      	ldr	r3, [pc, #32]	@ (8005d40 <I2C_TransferConfig+0x60>)
 8005d20:	430b      	orrs	r3, r1
 8005d22:	43db      	mvns	r3, r3
 8005d24:	ea02 0103 	and.w	r1, r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005d32:	bf00      	nop
 8005d34:	371c      	adds	r7, #28
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	03ff63ff 	.word	0x03ff63ff

08005d44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005d4e:	4b23      	ldr	r3, [pc, #140]	@ (8005ddc <HAL_PWREx_EnableOverDrive+0x98>)
 8005d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d52:	4a22      	ldr	r2, [pc, #136]	@ (8005ddc <HAL_PWREx_EnableOverDrive+0x98>)
 8005d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d5a:	4b20      	ldr	r3, [pc, #128]	@ (8005ddc <HAL_PWREx_EnableOverDrive+0x98>)
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d62:	603b      	str	r3, [r7, #0]
 8005d64:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005d66:	4b1e      	ldr	r3, [pc, #120]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d70:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d72:	f7fe f937 	bl	8003fe4 <HAL_GetTick>
 8005d76:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d78:	e009      	b.n	8005d8e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d7a:	f7fe f933 	bl	8003fe4 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d88:	d901      	bls.n	8005d8e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e022      	b.n	8005dd4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d8e:	4b14      	ldr	r3, [pc, #80]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d9a:	d1ee      	bne.n	8005d7a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005d9c:	4b10      	ldr	r3, [pc, #64]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a0f      	ldr	r2, [pc, #60]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005da8:	f7fe f91c 	bl	8003fe4 <HAL_GetTick>
 8005dac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005dae:	e009      	b.n	8005dc4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005db0:	f7fe f918 	bl	8003fe4 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dbe:	d901      	bls.n	8005dc4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e007      	b.n	8005dd4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005dc4:	4b06      	ldr	r3, [pc, #24]	@ (8005de0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dd0:	d1ee      	bne.n	8005db0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	40023800 	.word	0x40023800
 8005de0:	40007000 	.word	0x40007000

08005de4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b086      	sub	sp, #24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005dec:	2300      	movs	r3, #0
 8005dee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e291      	b.n	800631e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f000 8087 	beq.w	8005f16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e08:	4b96      	ldr	r3, [pc, #600]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f003 030c 	and.w	r3, r3, #12
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d00c      	beq.n	8005e2e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e14:	4b93      	ldr	r3, [pc, #588]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f003 030c 	and.w	r3, r3, #12
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d112      	bne.n	8005e46 <HAL_RCC_OscConfig+0x62>
 8005e20:	4b90      	ldr	r3, [pc, #576]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e2c:	d10b      	bne.n	8005e46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d06c      	beq.n	8005f14 <HAL_RCC_OscConfig+0x130>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d168      	bne.n	8005f14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e26b      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e4e:	d106      	bne.n	8005e5e <HAL_RCC_OscConfig+0x7a>
 8005e50:	4b84      	ldr	r3, [pc, #528]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a83      	ldr	r2, [pc, #524]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e5a:	6013      	str	r3, [r2, #0]
 8005e5c:	e02e      	b.n	8005ebc <HAL_RCC_OscConfig+0xd8>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10c      	bne.n	8005e80 <HAL_RCC_OscConfig+0x9c>
 8005e66:	4b7f      	ldr	r3, [pc, #508]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	4b7c      	ldr	r3, [pc, #496]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a7b      	ldr	r2, [pc, #492]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	e01d      	b.n	8005ebc <HAL_RCC_OscConfig+0xd8>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e88:	d10c      	bne.n	8005ea4 <HAL_RCC_OscConfig+0xc0>
 8005e8a:	4b76      	ldr	r3, [pc, #472]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a75      	ldr	r2, [pc, #468]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e94:	6013      	str	r3, [r2, #0]
 8005e96:	4b73      	ldr	r3, [pc, #460]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a72      	ldr	r2, [pc, #456]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	e00b      	b.n	8005ebc <HAL_RCC_OscConfig+0xd8>
 8005ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a6e      	ldr	r2, [pc, #440]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eae:	6013      	str	r3, [r2, #0]
 8005eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d013      	beq.n	8005eec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec4:	f7fe f88e 	bl	8003fe4 <HAL_GetTick>
 8005ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eca:	e008      	b.n	8005ede <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ecc:	f7fe f88a 	bl	8003fe4 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b64      	cmp	r3, #100	@ 0x64
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e21f      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ede:	4b61      	ldr	r3, [pc, #388]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0f0      	beq.n	8005ecc <HAL_RCC_OscConfig+0xe8>
 8005eea:	e014      	b.n	8005f16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eec:	f7fe f87a 	bl	8003fe4 <HAL_GetTick>
 8005ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ef2:	e008      	b.n	8005f06 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ef4:	f7fe f876 	bl	8003fe4 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b64      	cmp	r3, #100	@ 0x64
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e20b      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f06:	4b57      	ldr	r3, [pc, #348]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1f0      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x110>
 8005f12:	e000      	b.n	8005f16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d069      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f22:	4b50      	ldr	r3, [pc, #320]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 030c 	and.w	r3, r3, #12
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00b      	beq.n	8005f46 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f2e:	4b4d      	ldr	r3, [pc, #308]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 030c 	and.w	r3, r3, #12
 8005f36:	2b08      	cmp	r3, #8
 8005f38:	d11c      	bne.n	8005f74 <HAL_RCC_OscConfig+0x190>
 8005f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d116      	bne.n	8005f74 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f46:	4b47      	ldr	r3, [pc, #284]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d005      	beq.n	8005f5e <HAL_RCC_OscConfig+0x17a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d001      	beq.n	8005f5e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e1df      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f5e:	4b41      	ldr	r3, [pc, #260]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	493d      	ldr	r1, [pc, #244]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f72:	e040      	b.n	8005ff6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d023      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f7c:	4b39      	ldr	r3, [pc, #228]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a38      	ldr	r2, [pc, #224]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005f82:	f043 0301 	orr.w	r3, r3, #1
 8005f86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f88:	f7fe f82c 	bl	8003fe4 <HAL_GetTick>
 8005f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f8e:	e008      	b.n	8005fa2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f90:	f7fe f828 	bl	8003fe4 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e1bd      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fa2:	4b30      	ldr	r3, [pc, #192]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d0f0      	beq.n	8005f90 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fae:	4b2d      	ldr	r3, [pc, #180]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	00db      	lsls	r3, r3, #3
 8005fbc:	4929      	ldr	r1, [pc, #164]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	600b      	str	r3, [r1, #0]
 8005fc2:	e018      	b.n	8005ff6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fc4:	4b27      	ldr	r3, [pc, #156]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a26      	ldr	r2, [pc, #152]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fca:	f023 0301 	bic.w	r3, r3, #1
 8005fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd0:	f7fe f808 	bl	8003fe4 <HAL_GetTick>
 8005fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fd6:	e008      	b.n	8005fea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fd8:	f7fe f804 	bl	8003fe4 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e199      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fea:	4b1e      	ldr	r3, [pc, #120]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1f0      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0308 	and.w	r3, r3, #8
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d038      	beq.n	8006074 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d019      	beq.n	800603e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800600a:	4b16      	ldr	r3, [pc, #88]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 800600c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800600e:	4a15      	ldr	r2, [pc, #84]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8006010:	f043 0301 	orr.w	r3, r3, #1
 8006014:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006016:	f7fd ffe5 	bl	8003fe4 <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800601c:	e008      	b.n	8006030 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800601e:	f7fd ffe1 	bl	8003fe4 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e176      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006030:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8006032:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f0      	beq.n	800601e <HAL_RCC_OscConfig+0x23a>
 800603c:	e01a      	b.n	8006074 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800603e:	4b09      	ldr	r3, [pc, #36]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8006040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <HAL_RCC_OscConfig+0x280>)
 8006044:	f023 0301 	bic.w	r3, r3, #1
 8006048:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604a:	f7fd ffcb 	bl	8003fe4 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006050:	e00a      	b.n	8006068 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006052:	f7fd ffc7 	bl	8003fe4 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d903      	bls.n	8006068 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e15c      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
 8006064:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006068:	4b91      	ldr	r3, [pc, #580]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800606a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1ee      	bne.n	8006052 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 80a4 	beq.w	80061ca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006082:	4b8b      	ldr	r3, [pc, #556]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10d      	bne.n	80060aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800608e:	4b88      	ldr	r3, [pc, #544]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006092:	4a87      	ldr	r2, [pc, #540]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006098:	6413      	str	r3, [r2, #64]	@ 0x40
 800609a:	4b85      	ldr	r3, [pc, #532]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060a2:	60bb      	str	r3, [r7, #8]
 80060a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060a6:	2301      	movs	r3, #1
 80060a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060aa:	4b82      	ldr	r3, [pc, #520]	@ (80062b4 <HAL_RCC_OscConfig+0x4d0>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d118      	bne.n	80060e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80060b6:	4b7f      	ldr	r3, [pc, #508]	@ (80062b4 <HAL_RCC_OscConfig+0x4d0>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a7e      	ldr	r2, [pc, #504]	@ (80062b4 <HAL_RCC_OscConfig+0x4d0>)
 80060bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060c2:	f7fd ff8f 	bl	8003fe4 <HAL_GetTick>
 80060c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060c8:	e008      	b.n	80060dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ca:	f7fd ff8b 	bl	8003fe4 <HAL_GetTick>
 80060ce:	4602      	mov	r2, r0
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	2b64      	cmp	r3, #100	@ 0x64
 80060d6:	d901      	bls.n	80060dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e120      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060dc:	4b75      	ldr	r3, [pc, #468]	@ (80062b4 <HAL_RCC_OscConfig+0x4d0>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d0f0      	beq.n	80060ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d106      	bne.n	80060fe <HAL_RCC_OscConfig+0x31a>
 80060f0:	4b6f      	ldr	r3, [pc, #444]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80060f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f4:	4a6e      	ldr	r2, [pc, #440]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80060f6:	f043 0301 	orr.w	r3, r3, #1
 80060fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80060fc:	e02d      	b.n	800615a <HAL_RCC_OscConfig+0x376>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10c      	bne.n	8006120 <HAL_RCC_OscConfig+0x33c>
 8006106:	4b6a      	ldr	r3, [pc, #424]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800610a:	4a69      	ldr	r2, [pc, #420]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800610c:	f023 0301 	bic.w	r3, r3, #1
 8006110:	6713      	str	r3, [r2, #112]	@ 0x70
 8006112:	4b67      	ldr	r3, [pc, #412]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006116:	4a66      	ldr	r2, [pc, #408]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006118:	f023 0304 	bic.w	r3, r3, #4
 800611c:	6713      	str	r3, [r2, #112]	@ 0x70
 800611e:	e01c      	b.n	800615a <HAL_RCC_OscConfig+0x376>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	2b05      	cmp	r3, #5
 8006126:	d10c      	bne.n	8006142 <HAL_RCC_OscConfig+0x35e>
 8006128:	4b61      	ldr	r3, [pc, #388]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800612a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800612c:	4a60      	ldr	r2, [pc, #384]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800612e:	f043 0304 	orr.w	r3, r3, #4
 8006132:	6713      	str	r3, [r2, #112]	@ 0x70
 8006134:	4b5e      	ldr	r3, [pc, #376]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006138:	4a5d      	ldr	r2, [pc, #372]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800613a:	f043 0301 	orr.w	r3, r3, #1
 800613e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006140:	e00b      	b.n	800615a <HAL_RCC_OscConfig+0x376>
 8006142:	4b5b      	ldr	r3, [pc, #364]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006146:	4a5a      	ldr	r2, [pc, #360]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006148:	f023 0301 	bic.w	r3, r3, #1
 800614c:	6713      	str	r3, [r2, #112]	@ 0x70
 800614e:	4b58      	ldr	r3, [pc, #352]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006152:	4a57      	ldr	r2, [pc, #348]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006154:	f023 0304 	bic.w	r3, r3, #4
 8006158:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d015      	beq.n	800618e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006162:	f7fd ff3f 	bl	8003fe4 <HAL_GetTick>
 8006166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006168:	e00a      	b.n	8006180 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800616a:	f7fd ff3b 	bl	8003fe4 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006178:	4293      	cmp	r3, r2
 800617a:	d901      	bls.n	8006180 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e0ce      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006180:	4b4b      	ldr	r3, [pc, #300]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d0ee      	beq.n	800616a <HAL_RCC_OscConfig+0x386>
 800618c:	e014      	b.n	80061b8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800618e:	f7fd ff29 	bl	8003fe4 <HAL_GetTick>
 8006192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006194:	e00a      	b.n	80061ac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006196:	f7fd ff25 	bl	8003fe4 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e0b8      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ac:	4b40      	ldr	r3, [pc, #256]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1ee      	bne.n	8006196 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061b8:	7dfb      	ldrb	r3, [r7, #23]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d105      	bne.n	80061ca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061be:	4b3c      	ldr	r3, [pc, #240]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	4a3b      	ldr	r2, [pc, #236]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 80a4 	beq.w	800631c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061d4:	4b36      	ldr	r3, [pc, #216]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f003 030c 	and.w	r3, r3, #12
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d06b      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	699b      	ldr	r3, [r3, #24]
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d149      	bne.n	800627c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061e8:	4b31      	ldr	r3, [pc, #196]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a30      	ldr	r2, [pc, #192]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80061ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f4:	f7fd fef6 	bl	8003fe4 <HAL_GetTick>
 80061f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061fc:	f7fd fef2 	bl	8003fe4 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e087      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800620e:	4b28      	ldr	r3, [pc, #160]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1f0      	bne.n	80061fc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	69da      	ldr	r2, [r3, #28]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	431a      	orrs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006228:	019b      	lsls	r3, r3, #6
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006230:	085b      	lsrs	r3, r3, #1
 8006232:	3b01      	subs	r3, #1
 8006234:	041b      	lsls	r3, r3, #16
 8006236:	431a      	orrs	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623c:	061b      	lsls	r3, r3, #24
 800623e:	4313      	orrs	r3, r2
 8006240:	4a1b      	ldr	r2, [pc, #108]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006242:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006246:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006248:	4b19      	ldr	r3, [pc, #100]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a18      	ldr	r2, [pc, #96]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800624e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006254:	f7fd fec6 	bl	8003fe4 <HAL_GetTick>
 8006258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800625a:	e008      	b.n	800626e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800625c:	f7fd fec2 	bl	8003fe4 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d901      	bls.n	800626e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e057      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800626e:	4b10      	ldr	r3, [pc, #64]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0f0      	beq.n	800625c <HAL_RCC_OscConfig+0x478>
 800627a:	e04f      	b.n	800631c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800627c:	4b0c      	ldr	r3, [pc, #48]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a0b      	ldr	r2, [pc, #44]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 8006282:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006286:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006288:	f7fd feac 	bl	8003fe4 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800628e:	e008      	b.n	80062a2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006290:	f7fd fea8 	bl	8003fe4 <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b02      	cmp	r3, #2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e03d      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062a2:	4b03      	ldr	r3, [pc, #12]	@ (80062b0 <HAL_RCC_OscConfig+0x4cc>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f0      	bne.n	8006290 <HAL_RCC_OscConfig+0x4ac>
 80062ae:	e035      	b.n	800631c <HAL_RCC_OscConfig+0x538>
 80062b0:	40023800 	.word	0x40023800
 80062b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80062b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006328 <HAL_RCC_OscConfig+0x544>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d028      	beq.n	8006318 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d121      	bne.n	8006318 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062de:	429a      	cmp	r2, r3
 80062e0:	d11a      	bne.n	8006318 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80062e8:	4013      	ands	r3, r2
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d111      	bne.n	8006318 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fe:	085b      	lsrs	r3, r3, #1
 8006300:	3b01      	subs	r3, #1
 8006302:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006304:	429a      	cmp	r2, r3
 8006306:	d107      	bne.n	8006318 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006312:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006314:	429a      	cmp	r2, r3
 8006316:	d001      	beq.n	800631c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e000      	b.n	800631e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	3718      	adds	r7, #24
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	40023800 	.word	0x40023800

0800632c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006336:	2300      	movs	r3, #0
 8006338:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e0d0      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006344:	4b6a      	ldr	r3, [pc, #424]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 030f 	and.w	r3, r3, #15
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d910      	bls.n	8006374 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006352:	4b67      	ldr	r3, [pc, #412]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f023 020f 	bic.w	r2, r3, #15
 800635a:	4965      	ldr	r1, [pc, #404]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	4313      	orrs	r3, r2
 8006360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006362:	4b63      	ldr	r3, [pc, #396]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 030f 	and.w	r3, r3, #15
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d001      	beq.n	8006374 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e0b8      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0302 	and.w	r3, r3, #2
 800637c:	2b00      	cmp	r3, #0
 800637e:	d020      	beq.n	80063c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d005      	beq.n	8006398 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800638c:	4b59      	ldr	r3, [pc, #356]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	4a58      	ldr	r2, [pc, #352]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 8006392:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006396:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0308 	and.w	r3, r3, #8
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063a4:	4b53      	ldr	r3, [pc, #332]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	4a52      	ldr	r2, [pc, #328]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063b0:	4b50      	ldr	r3, [pc, #320]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	494d      	ldr	r1, [pc, #308]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d040      	beq.n	8006450 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d107      	bne.n	80063e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d6:	4b47      	ldr	r3, [pc, #284]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d115      	bne.n	800640e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e07f      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d107      	bne.n	80063fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063ee:	4b41      	ldr	r3, [pc, #260]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d109      	bne.n	800640e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e073      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063fe:	4b3d      	ldr	r3, [pc, #244]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e06b      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800640e:	4b39      	ldr	r3, [pc, #228]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f023 0203 	bic.w	r2, r3, #3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	4936      	ldr	r1, [pc, #216]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 800641c:	4313      	orrs	r3, r2
 800641e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006420:	f7fd fde0 	bl	8003fe4 <HAL_GetTick>
 8006424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006426:	e00a      	b.n	800643e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006428:	f7fd fddc 	bl	8003fe4 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006436:	4293      	cmp	r3, r2
 8006438:	d901      	bls.n	800643e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e053      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800643e:	4b2d      	ldr	r3, [pc, #180]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f003 020c 	and.w	r2, r3, #12
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	429a      	cmp	r2, r3
 800644e:	d1eb      	bne.n	8006428 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006450:	4b27      	ldr	r3, [pc, #156]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 030f 	and.w	r3, r3, #15
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	429a      	cmp	r2, r3
 800645c:	d210      	bcs.n	8006480 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800645e:	4b24      	ldr	r3, [pc, #144]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f023 020f 	bic.w	r2, r3, #15
 8006466:	4922      	ldr	r1, [pc, #136]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	4313      	orrs	r3, r2
 800646c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800646e:	4b20      	ldr	r3, [pc, #128]	@ (80064f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	429a      	cmp	r2, r3
 800647a:	d001      	beq.n	8006480 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e032      	b.n	80064e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d008      	beq.n	800649e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800648c:	4b19      	ldr	r3, [pc, #100]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4916      	ldr	r1, [pc, #88]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 800649a:	4313      	orrs	r3, r2
 800649c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0308 	and.w	r3, r3, #8
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d009      	beq.n	80064be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80064aa:	4b12      	ldr	r3, [pc, #72]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	00db      	lsls	r3, r3, #3
 80064b8:	490e      	ldr	r1, [pc, #56]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064be:	f000 f821 	bl	8006504 <HAL_RCC_GetSysClockFreq>
 80064c2:	4602      	mov	r2, r0
 80064c4:	4b0b      	ldr	r3, [pc, #44]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c8>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	091b      	lsrs	r3, r3, #4
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	490a      	ldr	r1, [pc, #40]	@ (80064f8 <HAL_RCC_ClockConfig+0x1cc>)
 80064d0:	5ccb      	ldrb	r3, [r1, r3]
 80064d2:	fa22 f303 	lsr.w	r3, r2, r3
 80064d6:	4a09      	ldr	r2, [pc, #36]	@ (80064fc <HAL_RCC_ClockConfig+0x1d0>)
 80064d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80064da:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_RCC_ClockConfig+0x1d4>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fd fd3c 	bl	8003f5c <HAL_InitTick>

  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	40023c00 	.word	0x40023c00
 80064f4:	40023800 	.word	0x40023800
 80064f8:	08010958 	.word	0x08010958
 80064fc:	20000000 	.word	0x20000000
 8006500:	20000038 	.word	0x20000038

08006504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006508:	b090      	sub	sp, #64	@ 0x40
 800650a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800650c:	2300      	movs	r3, #0
 800650e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006510:	2300      	movs	r3, #0
 8006512:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006514:	2300      	movs	r3, #0
 8006516:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006518:	2300      	movs	r3, #0
 800651a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800651c:	4b59      	ldr	r3, [pc, #356]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 030c 	and.w	r3, r3, #12
 8006524:	2b08      	cmp	r3, #8
 8006526:	d00d      	beq.n	8006544 <HAL_RCC_GetSysClockFreq+0x40>
 8006528:	2b08      	cmp	r3, #8
 800652a:	f200 80a1 	bhi.w	8006670 <HAL_RCC_GetSysClockFreq+0x16c>
 800652e:	2b00      	cmp	r3, #0
 8006530:	d002      	beq.n	8006538 <HAL_RCC_GetSysClockFreq+0x34>
 8006532:	2b04      	cmp	r3, #4
 8006534:	d003      	beq.n	800653e <HAL_RCC_GetSysClockFreq+0x3a>
 8006536:	e09b      	b.n	8006670 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006538:	4b53      	ldr	r3, [pc, #332]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x184>)
 800653a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800653c:	e09b      	b.n	8006676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800653e:	4b53      	ldr	r3, [pc, #332]	@ (800668c <HAL_RCC_GetSysClockFreq+0x188>)
 8006540:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006542:	e098      	b.n	8006676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006544:	4b4f      	ldr	r3, [pc, #316]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800654c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800654e:	4b4d      	ldr	r3, [pc, #308]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d028      	beq.n	80065ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800655a:	4b4a      	ldr	r3, [pc, #296]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	099b      	lsrs	r3, r3, #6
 8006560:	2200      	movs	r2, #0
 8006562:	623b      	str	r3, [r7, #32]
 8006564:	627a      	str	r2, [r7, #36]	@ 0x24
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800656c:	2100      	movs	r1, #0
 800656e:	4b47      	ldr	r3, [pc, #284]	@ (800668c <HAL_RCC_GetSysClockFreq+0x188>)
 8006570:	fb03 f201 	mul.w	r2, r3, r1
 8006574:	2300      	movs	r3, #0
 8006576:	fb00 f303 	mul.w	r3, r0, r3
 800657a:	4413      	add	r3, r2
 800657c:	4a43      	ldr	r2, [pc, #268]	@ (800668c <HAL_RCC_GetSysClockFreq+0x188>)
 800657e:	fba0 1202 	umull	r1, r2, r0, r2
 8006582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006584:	460a      	mov	r2, r1
 8006586:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800658a:	4413      	add	r3, r2
 800658c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800658e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006590:	2200      	movs	r2, #0
 8006592:	61bb      	str	r3, [r7, #24]
 8006594:	61fa      	str	r2, [r7, #28]
 8006596:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800659a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800659e:	f7fa fb23 	bl	8000be8 <__aeabi_uldivmod>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4613      	mov	r3, r2
 80065a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065aa:	e053      	b.n	8006654 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ac:	4b35      	ldr	r3, [pc, #212]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	099b      	lsrs	r3, r3, #6
 80065b2:	2200      	movs	r2, #0
 80065b4:	613b      	str	r3, [r7, #16]
 80065b6:	617a      	str	r2, [r7, #20]
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80065be:	f04f 0b00 	mov.w	fp, #0
 80065c2:	4652      	mov	r2, sl
 80065c4:	465b      	mov	r3, fp
 80065c6:	f04f 0000 	mov.w	r0, #0
 80065ca:	f04f 0100 	mov.w	r1, #0
 80065ce:	0159      	lsls	r1, r3, #5
 80065d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065d4:	0150      	lsls	r0, r2, #5
 80065d6:	4602      	mov	r2, r0
 80065d8:	460b      	mov	r3, r1
 80065da:	ebb2 080a 	subs.w	r8, r2, sl
 80065de:	eb63 090b 	sbc.w	r9, r3, fp
 80065e2:	f04f 0200 	mov.w	r2, #0
 80065e6:	f04f 0300 	mov.w	r3, #0
 80065ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80065ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80065f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80065f6:	ebb2 0408 	subs.w	r4, r2, r8
 80065fa:	eb63 0509 	sbc.w	r5, r3, r9
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	f04f 0300 	mov.w	r3, #0
 8006606:	00eb      	lsls	r3, r5, #3
 8006608:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800660c:	00e2      	lsls	r2, r4, #3
 800660e:	4614      	mov	r4, r2
 8006610:	461d      	mov	r5, r3
 8006612:	eb14 030a 	adds.w	r3, r4, sl
 8006616:	603b      	str	r3, [r7, #0]
 8006618:	eb45 030b 	adc.w	r3, r5, fp
 800661c:	607b      	str	r3, [r7, #4]
 800661e:	f04f 0200 	mov.w	r2, #0
 8006622:	f04f 0300 	mov.w	r3, #0
 8006626:	e9d7 4500 	ldrd	r4, r5, [r7]
 800662a:	4629      	mov	r1, r5
 800662c:	028b      	lsls	r3, r1, #10
 800662e:	4621      	mov	r1, r4
 8006630:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006634:	4621      	mov	r1, r4
 8006636:	028a      	lsls	r2, r1, #10
 8006638:	4610      	mov	r0, r2
 800663a:	4619      	mov	r1, r3
 800663c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663e:	2200      	movs	r2, #0
 8006640:	60bb      	str	r3, [r7, #8]
 8006642:	60fa      	str	r2, [r7, #12]
 8006644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006648:	f7fa face 	bl	8000be8 <__aeabi_uldivmod>
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	4613      	mov	r3, r2
 8006652:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006654:	4b0b      	ldr	r3, [pc, #44]	@ (8006684 <HAL_RCC_GetSysClockFreq+0x180>)
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	0c1b      	lsrs	r3, r3, #16
 800665a:	f003 0303 	and.w	r3, r3, #3
 800665e:	3301      	adds	r3, #1
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	fbb2 f3f3 	udiv	r3, r2, r3
 800666c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800666e:	e002      	b.n	8006676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006670:	4b05      	ldr	r3, [pc, #20]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x184>)
 8006672:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006674:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006678:	4618      	mov	r0, r3
 800667a:	3740      	adds	r7, #64	@ 0x40
 800667c:	46bd      	mov	sp, r7
 800667e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006682:	bf00      	nop
 8006684:	40023800 	.word	0x40023800
 8006688:	00f42400 	.word	0x00f42400
 800668c:	017d7840 	.word	0x017d7840

08006690 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006690:	b480      	push	{r7}
 8006692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006694:	4b03      	ldr	r3, [pc, #12]	@ (80066a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006696:	681b      	ldr	r3, [r3, #0]
}
 8006698:	4618      	mov	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	20000000 	.word	0x20000000

080066a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066ac:	f7ff fff0 	bl	8006690 <HAL_RCC_GetHCLKFreq>
 80066b0:	4602      	mov	r2, r0
 80066b2:	4b05      	ldr	r3, [pc, #20]	@ (80066c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	0a9b      	lsrs	r3, r3, #10
 80066b8:	f003 0307 	and.w	r3, r3, #7
 80066bc:	4903      	ldr	r1, [pc, #12]	@ (80066cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80066be:	5ccb      	ldrb	r3, [r1, r3]
 80066c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	40023800 	.word	0x40023800
 80066cc:	08010968 	.word	0x08010968

080066d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066d4:	f7ff ffdc 	bl	8006690 <HAL_RCC_GetHCLKFreq>
 80066d8:	4602      	mov	r2, r0
 80066da:	4b05      	ldr	r3, [pc, #20]	@ (80066f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	0b5b      	lsrs	r3, r3, #13
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	4903      	ldr	r1, [pc, #12]	@ (80066f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066e6:	5ccb      	ldrb	r3, [r1, r3]
 80066e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40023800 	.word	0x40023800
 80066f4:	08010968 	.word	0x08010968

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b088      	sub	sp, #32
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006700:	2300      	movs	r3, #0
 8006702:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006704:	2300      	movs	r3, #0
 8006706:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800670c:	2300      	movs	r3, #0
 800670e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006710:	2300      	movs	r3, #0
 8006712:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d012      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006720:	4b69      	ldr	r3, [pc, #420]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	4a68      	ldr	r2, [pc, #416]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006726:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800672a:	6093      	str	r3, [r2, #8]
 800672c:	4b66      	ldr	r3, [pc, #408]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006734:	4964      	ldr	r1, [pc, #400]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006736:	4313      	orrs	r3, r2
 8006738:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006742:	2301      	movs	r3, #1
 8006744:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d017      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006752:	4b5d      	ldr	r3, [pc, #372]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006758:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006760:	4959      	ldr	r1, [pc, #356]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006762:	4313      	orrs	r3, r2
 8006764:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800676c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006770:	d101      	bne.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006772:	2301      	movs	r3, #1
 8006774:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800677e:	2301      	movs	r3, #1
 8006780:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d017      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800678e:	4b4e      	ldr	r3, [pc, #312]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006794:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679c:	494a      	ldr	r1, [pc, #296]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067ac:	d101      	bne.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80067ae:	2301      	movs	r3, #1
 80067b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80067ba:	2301      	movs	r3, #1
 80067bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80067ca:	2301      	movs	r3, #1
 80067cc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	f000 808b 	beq.w	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067dc:	4b3a      	ldr	r3, [pc, #232]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e0:	4a39      	ldr	r2, [pc, #228]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80067e8:	4b37      	ldr	r3, [pc, #220]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067f0:	60bb      	str	r3, [r7, #8]
 80067f2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80067f4:	4b35      	ldr	r3, [pc, #212]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a34      	ldr	r2, [pc, #208]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006800:	f7fd fbf0 	bl	8003fe4 <HAL_GetTick>
 8006804:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006806:	e008      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006808:	f7fd fbec 	bl	8003fe4 <HAL_GetTick>
 800680c:	4602      	mov	r2, r0
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	2b64      	cmp	r3, #100	@ 0x64
 8006814:	d901      	bls.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e357      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800681a:	4b2c      	ldr	r3, [pc, #176]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006822:	2b00      	cmp	r3, #0
 8006824:	d0f0      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006826:	4b28      	ldr	r3, [pc, #160]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800682e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d035      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	d02e      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006844:	4b20      	ldr	r3, [pc, #128]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800684c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800684e:	4b1e      	ldr	r3, [pc, #120]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006852:	4a1d      	ldr	r2, [pc, #116]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006858:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800685a:	4b1b      	ldr	r3, [pc, #108]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800685c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800685e:	4a1a      	ldr	r2, [pc, #104]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006860:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006864:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006866:	4a18      	ldr	r2, [pc, #96]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800686c:	4b16      	ldr	r3, [pc, #88]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b01      	cmp	r3, #1
 8006876:	d114      	bne.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006878:	f7fd fbb4 	bl	8003fe4 <HAL_GetTick>
 800687c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800687e:	e00a      	b.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006880:	f7fd fbb0 	bl	8003fe4 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800688e:	4293      	cmp	r3, r2
 8006890:	d901      	bls.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e319      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006896:	4b0c      	ldr	r3, [pc, #48]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0ee      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068ae:	d111      	bne.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80068b0:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80068bc:	4b04      	ldr	r3, [pc, #16]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80068be:	400b      	ands	r3, r1
 80068c0:	4901      	ldr	r1, [pc, #4]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	608b      	str	r3, [r1, #8]
 80068c6:	e00b      	b.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80068c8:	40023800 	.word	0x40023800
 80068cc:	40007000 	.word	0x40007000
 80068d0:	0ffffcff 	.word	0x0ffffcff
 80068d4:	4baa      	ldr	r3, [pc, #680]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	4aa9      	ldr	r2, [pc, #676]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068da:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80068de:	6093      	str	r3, [r2, #8]
 80068e0:	4ba7      	ldr	r3, [pc, #668]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068ec:	49a4      	ldr	r1, [pc, #656]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d010      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80068fe:	4ba0      	ldr	r3, [pc, #640]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006904:	4a9e      	ldr	r2, [pc, #632]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800690a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800690e:	4b9c      	ldr	r3, [pc, #624]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006910:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006918:	4999      	ldr	r1, [pc, #612]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800691a:	4313      	orrs	r3, r2
 800691c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00a      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800692c:	4b94      	ldr	r3, [pc, #592]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006932:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800693a:	4991      	ldr	r1, [pc, #580]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800693c:	4313      	orrs	r3, r2
 800693e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800694e:	4b8c      	ldr	r3, [pc, #560]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006954:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800695c:	4988      	ldr	r1, [pc, #544]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800695e:	4313      	orrs	r3, r2
 8006960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00a      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006970:	4b83      	ldr	r3, [pc, #524]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006976:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800697e:	4980      	ldr	r1, [pc, #512]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006980:	4313      	orrs	r3, r2
 8006982:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00a      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006992:	4b7b      	ldr	r3, [pc, #492]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006998:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069a0:	4977      	ldr	r1, [pc, #476]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00a      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069b4:	4b72      	ldr	r3, [pc, #456]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ba:	f023 0203 	bic.w	r2, r3, #3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c2:	496f      	ldr	r1, [pc, #444]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00a      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069d6:	4b6a      	ldr	r3, [pc, #424]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069dc:	f023 020c 	bic.w	r2, r3, #12
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069e4:	4966      	ldr	r1, [pc, #408]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00a      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80069f8:	4b61      	ldr	r3, [pc, #388]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a06:	495e      	ldr	r1, [pc, #376]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00a      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a1a:	4b59      	ldr	r3, [pc, #356]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a20:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a28:	4955      	ldr	r1, [pc, #340]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00a      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a3c:	4b50      	ldr	r3, [pc, #320]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a4a:	494d      	ldr	r1, [pc, #308]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006a5e:	4b48      	ldr	r3, [pc, #288]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a64:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a6c:	4944      	ldr	r1, [pc, #272]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006a80:	4b3f      	ldr	r3, [pc, #252]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a86:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a8e:	493c      	ldr	r1, [pc, #240]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00a      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006aa2:	4b37      	ldr	r3, [pc, #220]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aa8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ab0:	4933      	ldr	r1, [pc, #204]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00a      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aca:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ad2:	492b      	ldr	r1, [pc, #172]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d011      	beq.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006ae6:	4b26      	ldr	r3, [pc, #152]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aec:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006af4:	4922      	ldr	r1, [pc, #136]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b04:	d101      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0308 	and.w	r3, r3, #8
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006b16:	2301      	movs	r3, #1
 8006b18:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00a      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b26:	4b16      	ldr	r3, [pc, #88]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b34:	4912      	ldr	r1, [pc, #72]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00b      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b48:	4b0d      	ldr	r3, [pc, #52]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b4e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b58:	4909      	ldr	r1, [pc, #36]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d006      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 80d9 	beq.w	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b74:	4b02      	ldr	r3, [pc, #8]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a01      	ldr	r2, [pc, #4]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b7e:	e001      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006b80:	40023800 	.word	0x40023800
 8006b84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b86:	f7fd fa2d 	bl	8003fe4 <HAL_GetTick>
 8006b8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b8c:	e008      	b.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b8e:	f7fd fa29 	bl	8003fe4 <HAL_GetTick>
 8006b92:	4602      	mov	r2, r0
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	2b64      	cmp	r3, #100	@ 0x64
 8006b9a:	d901      	bls.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e194      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ba0:	4b6c      	ldr	r3, [pc, #432]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1f0      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0301 	and.w	r3, r3, #1
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d021      	beq.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d11d      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006bc0:	4b64      	ldr	r3, [pc, #400]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bc6:	0c1b      	lsrs	r3, r3, #16
 8006bc8:	f003 0303 	and.w	r3, r3, #3
 8006bcc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006bce:	4b61      	ldr	r3, [pc, #388]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bd4:	0e1b      	lsrs	r3, r3, #24
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	019a      	lsls	r2, r3, #6
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	041b      	lsls	r3, r3, #16
 8006be6:	431a      	orrs	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	061b      	lsls	r3, r3, #24
 8006bec:	431a      	orrs	r2, r3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	071b      	lsls	r3, r3, #28
 8006bf4:	4957      	ldr	r1, [pc, #348]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d004      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c10:	d00a      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d02e      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c26:	d129      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006c28:	4b4a      	ldr	r3, [pc, #296]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c2e:	0c1b      	lsrs	r3, r3, #16
 8006c30:	f003 0303 	and.w	r3, r3, #3
 8006c34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c36:	4b47      	ldr	r3, [pc, #284]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c3c:	0f1b      	lsrs	r3, r3, #28
 8006c3e:	f003 0307 	and.w	r3, r3, #7
 8006c42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	019a      	lsls	r2, r3, #6
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	041b      	lsls	r3, r3, #16
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	061b      	lsls	r3, r3, #24
 8006c56:	431a      	orrs	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	071b      	lsls	r3, r3, #28
 8006c5c:	493d      	ldr	r1, [pc, #244]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c64:	4b3b      	ldr	r3, [pc, #236]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c6a:	f023 021f 	bic.w	r2, r3, #31
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	3b01      	subs	r3, #1
 8006c74:	4937      	ldr	r1, [pc, #220]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d01d      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c88:	4b32      	ldr	r3, [pc, #200]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c8e:	0e1b      	lsrs	r3, r3, #24
 8006c90:	f003 030f 	and.w	r3, r3, #15
 8006c94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c96:	4b2f      	ldr	r3, [pc, #188]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c9c:	0f1b      	lsrs	r3, r3, #28
 8006c9e:	f003 0307 	and.w	r3, r3, #7
 8006ca2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	019a      	lsls	r2, r3, #6
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	041b      	lsls	r3, r3, #16
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	061b      	lsls	r3, r3, #24
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	071b      	lsls	r3, r3, #28
 8006cbc:	4925      	ldr	r1, [pc, #148]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d011      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	019a      	lsls	r2, r3, #6
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	041b      	lsls	r3, r3, #16
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	061b      	lsls	r3, r3, #24
 8006ce4:	431a      	orrs	r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	071b      	lsls	r3, r3, #28
 8006cec:	4919      	ldr	r1, [pc, #100]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cf4:	4b17      	ldr	r3, [pc, #92]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a16      	ldr	r2, [pc, #88]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cfa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cfe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d00:	f7fd f970 	bl	8003fe4 <HAL_GetTick>
 8006d04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d06:	e008      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006d08:	f7fd f96c 	bl	8003fe4 <HAL_GetTick>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	2b64      	cmp	r3, #100	@ 0x64
 8006d14:	d901      	bls.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e0d7      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d0f0      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	f040 80cd 	bne.w	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006d2e:	4b09      	ldr	r3, [pc, #36]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a08      	ldr	r2, [pc, #32]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d3a:	f7fd f953 	bl	8003fe4 <HAL_GetTick>
 8006d3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d40:	e00a      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006d42:	f7fd f94f 	bl	8003fe4 <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	2b64      	cmp	r3, #100	@ 0x64
 8006d4e:	d903      	bls.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e0ba      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006d54:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d58:	4b5e      	ldr	r3, [pc, #376]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d64:	d0ed      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d003      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d009      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d02e      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d12a      	bne.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d8e:	4b51      	ldr	r3, [pc, #324]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d94:	0c1b      	lsrs	r3, r3, #16
 8006d96:	f003 0303 	and.w	r3, r3, #3
 8006d9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d9c:	4b4d      	ldr	r3, [pc, #308]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da2:	0f1b      	lsrs	r3, r3, #28
 8006da4:	f003 0307 	and.w	r3, r3, #7
 8006da8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	019a      	lsls	r2, r3, #6
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	041b      	lsls	r3, r3, #16
 8006db4:	431a      	orrs	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	699b      	ldr	r3, [r3, #24]
 8006dba:	061b      	lsls	r3, r3, #24
 8006dbc:	431a      	orrs	r2, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	071b      	lsls	r3, r3, #28
 8006dc2:	4944      	ldr	r1, [pc, #272]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006dca:	4b42      	ldr	r3, [pc, #264]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dd0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	021b      	lsls	r3, r3, #8
 8006ddc:	493d      	ldr	r1, [pc, #244]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d022      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006df4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006df8:	d11d      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006dfa:	4b36      	ldr	r3, [pc, #216]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e00:	0e1b      	lsrs	r3, r3, #24
 8006e02:	f003 030f 	and.w	r3, r3, #15
 8006e06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006e08:	4b32      	ldr	r3, [pc, #200]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e0e:	0f1b      	lsrs	r3, r3, #28
 8006e10:	f003 0307 	and.w	r3, r3, #7
 8006e14:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	695b      	ldr	r3, [r3, #20]
 8006e1a:	019a      	lsls	r2, r3, #6
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	041b      	lsls	r3, r3, #16
 8006e22:	431a      	orrs	r2, r3
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	061b      	lsls	r3, r3, #24
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	071b      	lsls	r3, r3, #28
 8006e2e:	4929      	ldr	r1, [pc, #164]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e30:	4313      	orrs	r3, r2
 8006e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0308 	and.w	r3, r3, #8
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d028      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006e42:	4b24      	ldr	r3, [pc, #144]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e48:	0e1b      	lsrs	r3, r3, #24
 8006e4a:	f003 030f 	and.w	r3, r3, #15
 8006e4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006e50:	4b20      	ldr	r3, [pc, #128]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e56:	0c1b      	lsrs	r3, r3, #16
 8006e58:	f003 0303 	and.w	r3, r3, #3
 8006e5c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	019a      	lsls	r2, r3, #6
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	061b      	lsls	r3, r3, #24
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	69db      	ldr	r3, [r3, #28]
 8006e74:	071b      	lsls	r3, r3, #28
 8006e76:	4917      	ldr	r1, [pc, #92]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006e7e:	4b15      	ldr	r3, [pc, #84]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e84:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8c:	4911      	ldr	r1, [pc, #68]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006e94:	4b0f      	ldr	r3, [pc, #60]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a0e      	ldr	r2, [pc, #56]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ea0:	f7fd f8a0 	bl	8003fe4 <HAL_GetTick>
 8006ea4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ea6:	e008      	b.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ea8:	f7fd f89c 	bl	8003fe4 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b64      	cmp	r3, #100	@ 0x64
 8006eb4:	d901      	bls.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e007      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006eba:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ec6:	d1ef      	bne.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3720      	adds	r7, #32
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	40023800 	.word	0x40023800

08006ed8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a80      	ldr	r2, [pc, #512]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 8006ee8:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006eea:	4b80      	ldr	r3, [pc, #512]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ef0:	099b      	lsrs	r3, r3, #6
 8006ef2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006efa:	4b7c      	ldr	r3, [pc, #496]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f00:	0c1b      	lsrs	r3, r3, #16
 8006f02:	f003 0203 	and.w	r2, r3, #3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006f0a:	4b78      	ldr	r3, [pc, #480]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f10:	0e1b      	lsrs	r3, r3, #24
 8006f12:	f003 020f 	and.w	r2, r3, #15
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f1a:	4b74      	ldr	r3, [pc, #464]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f20:	0f1b      	lsrs	r3, r3, #28
 8006f22:	f003 0207 	and.w	r2, r3, #7
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8006f2a:	4b70      	ldr	r3, [pc, #448]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f30:	099b      	lsrs	r3, r3, #6
 8006f32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006f3a:	4b6c      	ldr	r3, [pc, #432]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f40:	0c1b      	lsrs	r3, r3, #16
 8006f42:	f003 0203 	and.w	r2, r3, #3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f4a:	4b68      	ldr	r3, [pc, #416]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f50:	0e1b      	lsrs	r3, r3, #24
 8006f52:	f003 020f 	and.w	r2, r3, #15
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f5a:	4b64      	ldr	r3, [pc, #400]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f60:	0f1b      	lsrs	r3, r3, #28
 8006f62:	f003 0207 	and.w	r2, r3, #7
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 8006f6a:	4b60      	ldr	r3, [pc, #384]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f70:	f003 021f 	and.w	r2, r3, #31
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 8006f78:	4b5c      	ldr	r3, [pc, #368]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f7e:	0a1b      	lsrs	r3, r3, #8
 8006f80:	f003 021f 	and.w	r2, r3, #31
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 8006f88:	4b58      	ldr	r3, [pc, #352]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f8e:	0c1b      	lsrs	r3, r3, #16
 8006f90:	f003 0203 	and.w	r2, r3, #3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 8006f98:	4b54      	ldr	r3, [pc, #336]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f9e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 8006fa6:	4b51      	ldr	r3, [pc, #324]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fac:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 8006fb4:	4b4d      	ldr	r3, [pc, #308]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8006fc0:	4b4a      	ldr	r3, [pc, #296]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8006fce:	4b47      	ldr	r3, [pc, #284]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fd4:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 8006fdc:	4b43      	ldr	r3, [pc, #268]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe2:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 8006fea:	4b40      	ldr	r3, [pc, #256]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff0:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8006ff8:	4b3c      	ldr	r3, [pc, #240]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ffe:	f003 0203 	and.w	r2, r3, #3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 8007006:	4b39      	ldr	r3, [pc, #228]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800700c:	f003 020c 	and.w	r2, r3, #12
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8007014:	4b35      	ldr	r3, [pc, #212]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800701a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8007022:	4b32      	ldr	r3, [pc, #200]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007028:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 8007030:	4b2e      	ldr	r3, [pc, #184]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007036:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800703e:	4b2b      	ldr	r3, [pc, #172]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007044:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800704c:	4b27      	ldr	r3, [pc, #156]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800704e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007052:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800705a:	4b24      	ldr	r3, [pc, #144]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800705c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007060:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007068:	4b20      	ldr	r3, [pc, #128]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800706a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 8007076:	4b1d      	ldr	r3, [pc, #116]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707c:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8007084:	4b19      	ldr	r3, [pc, #100]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800708a:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007092:	4b16      	ldr	r3, [pc, #88]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007098:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80070a2:	4b12      	ldr	r3, [pc, #72]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80070aa:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80070ac:	4b0f      	ldr	r3, [pc, #60]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	431a      	orrs	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 80070bc:	4b0b      	ldr	r3, [pc, #44]	@ (80070ec <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d103      	bne.n	80070d2 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80070d0:	e003      	b.n	80070da <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80070d8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80070da:	bf00      	nop
 80070dc:	3714      	adds	r7, #20
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	00fffff1 	.word	0x00fffff1
 80070ec:	40023800 	.word	0x40023800

080070f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b087      	sub	sp, #28
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80070f8:	2300      	movs	r3, #0
 80070fa:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80070fc:	2300      	movs	r3, #0
 80070fe:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8007100:	2300      	movs	r3, #0
 8007102:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8007104:	2300      	movs	r3, #0
 8007106:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800710e:	f040 808d 	bne.w	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007112:	4b93      	ldr	r3, [pc, #588]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007118:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007120:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007128:	d07c      	beq.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007130:	d87b      	bhi.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800713e:	d039      	beq.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007140:	e073      	b.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007142:	4b87      	ldr	r3, [pc, #540]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d108      	bne.n	8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800714e:	4b84      	ldr	r3, [pc, #528]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007156:	4a83      	ldr	r2, [pc, #524]	@ (8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007158:	fbb2 f3f3 	udiv	r3, r2, r3
 800715c:	613b      	str	r3, [r7, #16]
 800715e:	e007      	b.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007160:	4b7f      	ldr	r3, [pc, #508]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007168:	4a7f      	ldr	r2, [pc, #508]	@ (8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800716a:	fbb2 f3f3 	udiv	r3, r2, r3
 800716e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007170:	4b7b      	ldr	r3, [pc, #492]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007176:	0e1b      	lsrs	r3, r3, #24
 8007178:	f003 030f 	and.w	r3, r3, #15
 800717c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800717e:	4b78      	ldr	r3, [pc, #480]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007184:	099b      	lsrs	r3, r3, #6
 8007186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	fb03 f202 	mul.w	r2, r3, r2
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	fbb2 f3f3 	udiv	r3, r2, r3
 8007196:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8007198:	4b71      	ldr	r3, [pc, #452]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800719a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800719e:	0a1b      	lsrs	r3, r3, #8
 80071a0:	f003 031f 	and.w	r3, r3, #31
 80071a4:	3301      	adds	r3, #1
 80071a6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80071b0:	617b      	str	r3, [r7, #20]
        break;
 80071b2:	e03b      	b.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80071b4:	4b6a      	ldr	r3, [pc, #424]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d108      	bne.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80071c0:	4b67      	ldr	r3, [pc, #412]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071c8:	4a66      	ldr	r2, [pc, #408]	@ (8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80071ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ce:	613b      	str	r3, [r7, #16]
 80071d0:	e007      	b.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80071d2:	4b63      	ldr	r3, [pc, #396]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071da:	4a63      	ldr	r2, [pc, #396]	@ (8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80071dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80071e2:	4b5f      	ldr	r3, [pc, #380]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80071e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071e8:	0e1b      	lsrs	r3, r3, #24
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80071f0:	4b5b      	ldr	r3, [pc, #364]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80071f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071f6:	099b      	lsrs	r3, r3, #6
 80071f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	fb03 f202 	mul.w	r2, r3, r2
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	fbb2 f3f3 	udiv	r3, r2, r3
 8007208:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800720a:	4b55      	ldr	r3, [pc, #340]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800720c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007210:	f003 031f 	and.w	r3, r3, #31
 8007214:	3301      	adds	r3, #1
 8007216:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007220:	617b      	str	r3, [r7, #20]
        break;
 8007222:	e003      	b.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007224:	4b51      	ldr	r3, [pc, #324]	@ (800736c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007226:	617b      	str	r3, [r7, #20]
        break;
 8007228:	e000      	b.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800722a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007232:	f040 808d 	bne.w	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007236:	4b4a      	ldr	r3, [pc, #296]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800723c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007244:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800724c:	d07c      	beq.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007254:	d87b      	bhi.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d004      	beq.n	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007262:	d039      	beq.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007264:	e073      	b.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007266:	4b3e      	ldr	r3, [pc, #248]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d108      	bne.n	8007284 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007272:	4b3b      	ldr	r3, [pc, #236]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800727a:	4a3a      	ldr	r2, [pc, #232]	@ (8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800727c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	e007      	b.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007284:	4b36      	ldr	r3, [pc, #216]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800728c:	4a36      	ldr	r2, [pc, #216]	@ (8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800728e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007292:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007294:	4b32      	ldr	r3, [pc, #200]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800729a:	0e1b      	lsrs	r3, r3, #24
 800729c:	f003 030f 	and.w	r3, r3, #15
 80072a0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80072a2:	4b2f      	ldr	r3, [pc, #188]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a8:	099b      	lsrs	r3, r3, #6
 80072aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	fb03 f202 	mul.w	r2, r3, r2
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ba:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80072bc:	4b28      	ldr	r3, [pc, #160]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072c2:	0a1b      	lsrs	r3, r3, #8
 80072c4:	f003 031f 	and.w	r3, r3, #31
 80072c8:	3301      	adds	r3, #1
 80072ca:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d4:	617b      	str	r3, [r7, #20]
        break;
 80072d6:	e03b      	b.n	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80072d8:	4b21      	ldr	r3, [pc, #132]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d108      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80072e4:	4b1e      	ldr	r3, [pc, #120]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80072ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f2:	613b      	str	r3, [r7, #16]
 80072f4:	e007      	b.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80072f6:	4b1a      	ldr	r3, [pc, #104]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072fe:	4a1a      	ldr	r2, [pc, #104]	@ (8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007300:	fbb2 f3f3 	udiv	r3, r2, r3
 8007304:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007306:	4b16      	ldr	r3, [pc, #88]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730c:	0e1b      	lsrs	r3, r3, #24
 800730e:	f003 030f 	and.w	r3, r3, #15
 8007312:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007314:	4b12      	ldr	r3, [pc, #72]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800731a:	099b      	lsrs	r3, r3, #6
 800731c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	fb03 f202 	mul.w	r2, r3, r2
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	fbb2 f3f3 	udiv	r3, r2, r3
 800732c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800732e:	4b0c      	ldr	r3, [pc, #48]	@ (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007334:	f003 031f 	and.w	r3, r3, #31
 8007338:	3301      	adds	r3, #1
 800733a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800733c:	697a      	ldr	r2, [r7, #20]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	fbb2 f3f3 	udiv	r3, r2, r3
 8007344:	617b      	str	r3, [r7, #20]
        break;
 8007346:	e003      	b.n	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007348:	4b08      	ldr	r3, [pc, #32]	@ (800736c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800734a:	617b      	str	r3, [r7, #20]
        break;
 800734c:	e000      	b.n	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800734e:	bf00      	nop
      }
    }
  }

  return frequency;
 8007350:	697b      	ldr	r3, [r7, #20]
}
 8007352:	4618      	mov	r0, r3
 8007354:	371c      	adds	r7, #28
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40023800 	.word	0x40023800
 8007364:	00f42400 	.word	0x00f42400
 8007368:	017d7840 	.word	0x017d7840
 800736c:	00bb8000 	.word	0x00bb8000

08007370 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b088      	sub	sp, #32
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8007378:	2300      	movs	r3, #0
 800737a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800737c:	2300      	movs	r3, #0
 800737e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8007380:	2300      	movs	r3, #0
 8007382:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d101      	bne.n	800738e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e156      	b.n	800763c <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d106      	bne.n	80073a8 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7fa f8f6 	bl	8001594 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fad5 	bl	8007960 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d00c      	beq.n	80073d8 <HAL_SAI_Init+0x68>
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d80d      	bhi.n	80073de <HAL_SAI_Init+0x6e>
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d002      	beq.n	80073cc <HAL_SAI_Init+0x5c>
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d003      	beq.n	80073d2 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80073ca:	e008      	b.n	80073de <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80073cc:	2300      	movs	r3, #0
 80073ce:	61fb      	str	r3, [r7, #28]
      break;
 80073d0:	e006      	b.n	80073e0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80073d2:	2310      	movs	r3, #16
 80073d4:	61fb      	str	r3, [r7, #28]
      break;
 80073d6:	e003      	b.n	80073e0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80073d8:	2320      	movs	r3, #32
 80073da:	61fb      	str	r3, [r7, #28]
      break;
 80073dc:	e000      	b.n	80073e0 <HAL_SAI_Init+0x70>
      break;
 80073de:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d81e      	bhi.n	8007426 <HAL_SAI_Init+0xb6>
 80073e8:	a201      	add	r2, pc, #4	@ (adr r2, 80073f0 <HAL_SAI_Init+0x80>)
 80073ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ee:	bf00      	nop
 80073f0:	08007401 	.word	0x08007401
 80073f4:	08007407 	.word	0x08007407
 80073f8:	0800740f 	.word	0x0800740f
 80073fc:	08007417 	.word	0x08007417
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8007400:	2300      	movs	r3, #0
 8007402:	617b      	str	r3, [r7, #20]
    }
    break;
 8007404:	e010      	b.n	8007428 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007406:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800740a:	617b      	str	r3, [r7, #20]
    }
    break;
 800740c:	e00c      	b.n	8007428 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800740e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007412:	617b      	str	r3, [r7, #20]
    }
    break;
 8007414:	e008      	b.n	8007428 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007416:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800741a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f043 0301 	orr.w	r3, r3, #1
 8007422:	61fb      	str	r3, [r7, #28]
    }
    break;
 8007424:	e000      	b.n	8007428 <HAL_SAI_Init+0xb8>
    default:
      break;
 8007426:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a85      	ldr	r2, [pc, #532]	@ (8007644 <HAL_SAI_Init+0x2d4>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d004      	beq.n	800743c <HAL_SAI_Init+0xcc>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a84      	ldr	r2, [pc, #528]	@ (8007648 <HAL_SAI_Init+0x2d8>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d103      	bne.n	8007444 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800743c:	4a83      	ldr	r2, [pc, #524]	@ (800764c <HAL_SAI_Init+0x2dc>)
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	e002      	b.n	800744a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007444:	4a82      	ldr	r2, [pc, #520]	@ (8007650 <HAL_SAI_Init+0x2e0>)
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	69db      	ldr	r3, [r3, #28]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d04c      	beq.n	80074ec <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8007452:	2300      	movs	r3, #0
 8007454:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a7a      	ldr	r2, [pc, #488]	@ (8007644 <HAL_SAI_Init+0x2d4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d004      	beq.n	800746a <HAL_SAI_Init+0xfa>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a78      	ldr	r2, [pc, #480]	@ (8007648 <HAL_SAI_Init+0x2d8>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d104      	bne.n	8007474 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800746a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800746e:	f7ff fe3f 	bl	80070f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007472:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a76      	ldr	r2, [pc, #472]	@ (8007654 <HAL_SAI_Init+0x2e4>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d004      	beq.n	8007488 <HAL_SAI_Init+0x118>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a75      	ldr	r2, [pc, #468]	@ (8007658 <HAL_SAI_Init+0x2e8>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d104      	bne.n	8007492 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007488:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800748c:	f7ff fe30 	bl	80070f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007490:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	4613      	mov	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	005b      	lsls	r3, r3, #1
 800749c:	461a      	mov	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	025b      	lsls	r3, r3, #9
 80074a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a8:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	4a6b      	ldr	r2, [pc, #428]	@ (800765c <HAL_SAI_Init+0x2ec>)
 80074ae:	fba2 2303 	umull	r2, r3, r2, r3
 80074b2:	08da      	lsrs	r2, r3, #3
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80074b8:	68f9      	ldr	r1, [r7, #12]
 80074ba:	4b68      	ldr	r3, [pc, #416]	@ (800765c <HAL_SAI_Init+0x2ec>)
 80074bc:	fba3 2301 	umull	r2, r3, r3, r1
 80074c0:	08da      	lsrs	r2, r3, #3
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	005b      	lsls	r3, r3, #1
 80074ca:	1aca      	subs	r2, r1, r3
 80074cc:	2a08      	cmp	r2, #8
 80074ce:	d904      	bls.n	80074da <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	1c5a      	adds	r2, r3, #1
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d104      	bne.n	80074ec <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	085a      	lsrs	r2, r3, #1
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <HAL_SAI_Init+0x18c>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d109      	bne.n	8007510 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007500:	2b01      	cmp	r3, #1
 8007502:	d101      	bne.n	8007508 <HAL_SAI_Init+0x198>
 8007504:	2300      	movs	r3, #0
 8007506:	e001      	b.n	800750c <HAL_SAI_Init+0x19c>
 8007508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800750c:	61bb      	str	r3, [r7, #24]
 800750e:	e008      	b.n	8007522 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007514:	2b01      	cmp	r3, #1
 8007516:	d102      	bne.n	800751e <HAL_SAI_Init+0x1ae>
 8007518:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800751c:	e000      	b.n	8007520 <HAL_SAI_Init+0x1b0>
 800751e:	2300      	movs	r3, #0
 8007520:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6819      	ldr	r1, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	4b4c      	ldr	r3, [pc, #304]	@ (8007660 <HAL_SAI_Init+0x2f0>)
 800752e:	400b      	ands	r3, r1
 8007530:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	6819      	ldr	r1, [r3, #0]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007540:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007546:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754c:	431a      	orrs	r2, r3
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800755a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007566:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6a1b      	ldr	r3, [r3, #32]
 800756c:	051b      	lsls	r3, r3, #20
 800756e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	430a      	orrs	r2, r1
 8007576:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6859      	ldr	r1, [r3, #4]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	4b38      	ldr	r3, [pc, #224]	@ (8007664 <HAL_SAI_Init+0x2f4>)
 8007584:	400b      	ands	r3, r1
 8007586:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6859      	ldr	r1, [r3, #4]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	699a      	ldr	r2, [r3, #24]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007596:	431a      	orrs	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759c:	431a      	orrs	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	430a      	orrs	r2, r1
 80075a4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6899      	ldr	r1, [r3, #8]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	4b2d      	ldr	r3, [pc, #180]	@ (8007668 <HAL_SAI_Init+0x2f8>)
 80075b2:	400b      	ands	r3, r1
 80075b4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6899      	ldr	r1, [r3, #8]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80075c6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80075cc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80075d2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075d8:	3b01      	subs	r3, #1
 80075da:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80075dc:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68d9      	ldr	r1, [r3, #12]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80075f4:	400b      	ands	r3, r1
 80075f6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68d9      	ldr	r1, [r3, #12]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007606:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800760c:	041b      	lsls	r3, r3, #16
 800760e:	431a      	orrs	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007614:	3b01      	subs	r3, #1
 8007616:	021b      	lsls	r3, r3, #8
 8007618:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	430a      	orrs	r2, r1
 8007620:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3720      	adds	r7, #32
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	40015804 	.word	0x40015804
 8007648:	40015824 	.word	0x40015824
 800764c:	40015800 	.word	0x40015800
 8007650:	40015c00 	.word	0x40015c00
 8007654:	40015c04 	.word	0x40015c04
 8007658:	40015c24 	.word	0x40015c24
 800765c:	cccccccd 	.word	0xcccccccd
 8007660:	ff05c010 	.word	0xff05c010
 8007664:	ffff1ff0 	.word	0xffff1ff0
 8007668:	fff88000 	.word	0xfff88000

0800766c <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e027      	b.n	80076ce <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2202      	movs	r2, #2
 8007682:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2200      	movs	r2, #0
 800768c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f04f 32ff 	mov.w	r2, #4294967295
 8007696:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 f961 	bl	8007960 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f042 0208 	orr.w	r2, r2, #8
 80076ac:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7fa f80c 	bl	80016cc <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3708      	adds	r7, #8
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d101      	bne.n	80076f0 <HAL_SAI_DMAStop+0x1a>
 80076ec:	2302      	movs	r3, #2
 80076ee:	e061      	b.n	80077b4 <HAL_SAI_DMAStop+0xde>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 f931 	bl	8007960 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800770c:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007712:	2b00      	cmp	r3, #0
 8007714:	d01c      	beq.n	8007750 <HAL_SAI_DMAStop+0x7a>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b12      	cmp	r3, #18
 8007720:	d116      	bne.n	8007750 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007726:	4618      	mov	r0, r3
 8007728:	f7fc ff0a 	bl	8004540 <HAL_DMA_Abort>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00e      	beq.n	8007750 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007738:	2b80      	cmp	r3, #128	@ 0x80
 800773a:	d009      	beq.n	8007750 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007746:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007754:	2b00      	cmp	r3, #0
 8007756:	d01c      	beq.n	8007792 <HAL_SAI_DMAStop+0xbc>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b22      	cmp	r3, #34	@ 0x22
 8007762:	d116      	bne.n	8007792 <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007768:	4618      	mov	r0, r3
 800776a:	f7fc fee9 	bl	8004540 <HAL_DMA_Abort>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00e      	beq.n	8007792 <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	2b80      	cmp	r3, #128	@ 0x80
 800777c:	d009      	beq.n	8007792 <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007788:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f042 0208 	orr.w	r2, r2, #8
 80077a0:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 80077b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	4613      	mov	r3, r2
 80077c8:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d002      	beq.n	80077d6 <HAL_SAI_Receive_DMA+0x1a>
 80077d0:	88fb      	ldrh	r3, [r7, #6]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e074      	b.n	80078c4 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d16d      	bne.n	80078c2 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <HAL_SAI_Receive_DMA+0x38>
 80077f0:	2302      	movs	r3, #2
 80077f2:	e067      	b.n	80078c4 <HAL_SAI_Receive_DMA+0x108>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	88fa      	ldrh	r2, [r7, #6]
 8007806:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	88fa      	ldrh	r2, [r7, #6]
 800780e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2222      	movs	r2, #34	@ 0x22
 800781e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007826:	4a29      	ldr	r2, [pc, #164]	@ (80078cc <HAL_SAI_Receive_DMA+0x110>)
 8007828:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800782e:	4a28      	ldr	r2, [pc, #160]	@ (80078d0 <HAL_SAI_Receive_DMA+0x114>)
 8007830:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007836:	4a27      	ldr	r2, [pc, #156]	@ (80078d4 <HAL_SAI_Receive_DMA+0x118>)
 8007838:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800783e:	2200      	movs	r2, #0
 8007840:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	331c      	adds	r3, #28
 800784c:	4619      	mov	r1, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007852:	461a      	mov	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800785a:	f7fc fe11 	bl	8004480 <HAL_DMA_Start_IT>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e029      	b.n	80078c4 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007870:	2100      	movs	r1, #0
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f83e 	bl	80078f4 <SAI_InterruptFlag>
 8007878:	4601      	mov	r1, r0
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	430a      	orrs	r2, r1
 8007886:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007896:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d107      	bne.n	80078b6 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80078b4:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	e000      	b.n	80078c4 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80078c2:	2302      	movs	r3, #2
  }
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	08007a31 	.word	0x08007a31
 80078d0:	080079d1 	.word	0x080079d1
 80078d4:	08007a4d 	.word	0x08007a4d

080078d8 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  return hsai->State;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80078e6:	b2db      	uxtb	r3, r3
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80078fe:	2301      	movs	r3, #1
 8007900:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d103      	bne.n	8007910 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f043 0308 	orr.w	r3, r3, #8
 800790e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007914:	2b08      	cmp	r3, #8
 8007916:	d10b      	bne.n	8007930 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800791c:	2b03      	cmp	r3, #3
 800791e:	d003      	beq.n	8007928 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d103      	bne.n	8007930 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f043 0310 	orr.w	r3, r3, #16
 800792e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	2b03      	cmp	r3, #3
 8007936:	d003      	beq.n	8007940 <SAI_InterruptFlag+0x4c>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	2b02      	cmp	r3, #2
 800793e:	d104      	bne.n	800794a <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007946:	60fb      	str	r3, [r7, #12]
 8007948:	e003      	b.n	8007952 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f043 0304 	orr.w	r3, r3, #4
 8007950:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8007952:	68fb      	ldr	r3, [r7, #12]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007960:	b480      	push	{r7}
 8007962:	b085      	sub	sp, #20
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8007968:	4b17      	ldr	r3, [pc, #92]	@ (80079c8 <SAI_Disable+0x68>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a17      	ldr	r2, [pc, #92]	@ (80079cc <SAI_Disable+0x6c>)
 800796e:	fba2 2303 	umull	r2, r3, r2, r3
 8007972:	0b1b      	lsrs	r3, r3, #12
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007978:	2300      	movs	r3, #0
 800797a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800798a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	1e5a      	subs	r2, r3, #1
 8007990:	60fa      	str	r2, [r7, #12]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10a      	bne.n	80079ac <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800799c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	72fb      	strb	r3, [r7, #11]
      break;
 80079aa:	e006      	b.n	80079ba <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1e8      	bne.n	800798c <SAI_Disable+0x2c>

  return status;
 80079ba:	7afb      	ldrb	r3, [r7, #11]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	20000000 	.word	0x20000000
 80079cc:	95cbec1b 	.word	0x95cbec1b

080079d0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079dc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e6:	d01c      	beq.n	8007a22 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80079f6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007a00:	2100      	movs	r1, #0
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f7ff ff76 	bl	80078f4 <SAI_InterruptFlag>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	43d9      	mvns	r1, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	400a      	ands	r2, r1
 8007a18:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8007a22:	68f8      	ldr	r0, [r7, #12]
 8007a24:	f7fc f8f2 	bl	8003c0c <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007a28:	bf00      	nop
 8007a2a:	3710      	adds	r7, #16
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f7fc f8ee 	bl	8003c20 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007a44:	bf00      	nop
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a58:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a60:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d004      	beq.n	8007a7e <SAI_DMAError+0x32>
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d112      	bne.n	8007aa4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007a8c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f7ff ff66 	bl	8007960 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007aa4:	68f8      	ldr	r0, [r7, #12]
 8007aa6:	f7fb feb1 	bl	800380c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007aaa:	bf00      	nop
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b082      	sub	sp, #8
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e022      	b.n	8007b0a <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d105      	bne.n	8007adc <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f7f9 fe4a 	bl	8001770 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2203      	movs	r2, #3
 8007ae0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f815 	bl	8007b14 <HAL_SD_InitCard>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e00a      	b.n	8007b0a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3708      	adds	r7, #8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
	...

08007b14 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b14:	b5b0      	push	{r4, r5, r7, lr}
 8007b16:	b08e      	sub	sp, #56	@ 0x38
 8007b18:	af04      	add	r7, sp, #16
 8007b1a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007b24:	2300      	movs	r3, #0
 8007b26:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8007b30:	2376      	movs	r3, #118	@ 0x76
 8007b32:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681d      	ldr	r5, [r3, #0]
 8007b38:	466c      	mov	r4, sp
 8007b3a:	f107 0314 	add.w	r3, r7, #20
 8007b3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007b42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007b46:	f107 0308 	add.w	r3, r7, #8
 8007b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	f001 fddf 	bl	8009710 <SDMMC_Init>
 8007b52:	4603      	mov	r3, r0
 8007b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8007b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d001      	beq.n	8007b64 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e059      	b.n	8007c18 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b72:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f001 fe13 	bl	80097a4 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b8c:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007b8e:	2002      	movs	r0, #2
 8007b90:	f7fc fa34 	bl	8003ffc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 ff59 	bl	8008a4c <SD_PowerON>
 8007b9a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b9c:	6a3b      	ldr	r3, [r7, #32]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00b      	beq.n	8007bba <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bae:	6a3b      	ldr	r3, [r7, #32]
 8007bb0:	431a      	orrs	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e02e      	b.n	8007c18 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fe78 	bl	80088b0 <SD_InitCard>
 8007bc0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00b      	beq.n	8007be0 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e01b      	b.n	8007c18 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007be8:	4618      	mov	r0, r3
 8007bea:	f001 fe6d 	bl	80098c8 <SDMMC_CmdBlockLength>
 8007bee:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00f      	beq.n	8007c16 <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a09      	ldr	r2, [pc, #36]	@ (8007c20 <HAL_SD_InitCard+0x10c>)
 8007bfc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c02:	6a3b      	ldr	r3, [r7, #32]
 8007c04:	431a      	orrs	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3728      	adds	r7, #40	@ 0x28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8007c20:	004005ff 	.word	0x004005ff

08007c24 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b08c      	sub	sp, #48	@ 0x30
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
 8007c30:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d107      	bne.n	8007c4c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c40:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e0c3      	b.n	8007dd4 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	f040 80bc 	bne.w	8007dd2 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007c60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	441a      	add	r2, r3
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d907      	bls.n	8007c7e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c72:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e0aa      	b.n	8007dd4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2203      	movs	r2, #3
 8007c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8007c9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca2:	4a4e      	ldr	r2, [pc, #312]	@ (8007ddc <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007ca4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007caa:	4a4d      	ldr	r2, [pc, #308]	@ (8007de0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007cac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cba:	2200      	movs	r2, #0
 8007cbc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3380      	adds	r3, #128	@ 0x80
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	025b      	lsls	r3, r3, #9
 8007cec:	089b      	lsrs	r3, r3, #2
 8007cee:	f7fc fbc7 	bl	8004480 <HAL_DMA_Start_IT>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d017      	beq.n	8007d28 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8007d06:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a35      	ldr	r2, [pc, #212]	@ (8007de4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8007d0e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d14:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e055      	b.n	8007dd4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f042 0208 	orr.w	r2, r2, #8
 8007d36:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d002      	beq.n	8007d46 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8007d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d42:	025b      	lsls	r3, r3, #9
 8007d44:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007d46:	f04f 33ff 	mov.w	r3, #4294967295
 8007d4a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	025b      	lsls	r3, r3, #9
 8007d50:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007d52:	2390      	movs	r3, #144	@ 0x90
 8007d54:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007d56:	2302      	movs	r3, #2
 8007d58:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f107 0210 	add.w	r2, r7, #16
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f001 fd7f 	bl	8009870 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d90a      	bls.n	8007d8e <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2282      	movs	r2, #130	@ 0x82
 8007d7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d84:	4618      	mov	r0, r3
 8007d86:	f001 fde3 	bl	8009950 <SDMMC_CmdReadMultiBlock>
 8007d8a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007d8c:	e009      	b.n	8007da2 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2281      	movs	r2, #129	@ 0x81
 8007d92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f001 fdb6 	bl	800990c <SDMMC_CmdReadSingleBlock>
 8007da0:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d012      	beq.n	8007dce <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a0d      	ldr	r2, [pc, #52]	@ (8007de4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8007dae:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db6:	431a      	orrs	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e002      	b.n	8007dd4 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e000      	b.n	8007dd4 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8007dd2:	2302      	movs	r3, #2
  }
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3730      	adds	r7, #48	@ 0x30
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	080086bf 	.word	0x080086bf
 8007de0:	08008731 	.word	0x08008731
 8007de4:	004005ff 	.word	0x004005ff

08007de8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08c      	sub	sp, #48	@ 0x30
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	607a      	str	r2, [r7, #4]
 8007df4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d107      	bne.n	8007e10 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e04:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e0c6      	b.n	8007f9e <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	f040 80bf 	bne.w	8007f9c <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	441a      	add	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d907      	bls.n	8007e42 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e36:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e0ad      	b.n	8007f9e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2203      	movs	r2, #3
 8007e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f042 021a 	orr.w	r2, r2, #26
 8007e60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e66:	4a50      	ldr	r2, [pc, #320]	@ (8007fa8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007e68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e6e:	4a4f      	ldr	r2, [pc, #316]	@ (8007fac <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8007e70:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e76:	2200      	movs	r2, #0
 8007e78:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d002      	beq.n	8007e88 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8007e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e84:	025b      	lsls	r3, r3, #9
 8007e86:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d90a      	bls.n	8007ea4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	22a0      	movs	r2, #160	@ 0xa0
 8007e92:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f001 fd9c 	bl	80099d8 <SDMMC_CmdWriteMultiBlock>
 8007ea0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007ea2:	e009      	b.n	8007eb8 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2290      	movs	r2, #144	@ 0x90
 8007ea8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f001 fd6f 	bl	8009994 <SDMMC_CmdWriteSingleBlock>
 8007eb6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d012      	beq.n	8007ee4 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a3b      	ldr	r2, [pc, #236]	@ (8007fb0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007ec4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ecc:	431a      	orrs	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e05c      	b.n	8007f9e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0208 	orr.w	r2, r2, #8
 8007ef2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef8:	2240      	movs	r2, #64	@ 0x40
 8007efa:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f0c:	689a      	ldr	r2, [r3, #8]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	430a      	orrs	r2, r1
 8007f16:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007f1c:	68b9      	ldr	r1, [r7, #8]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	3380      	adds	r3, #128	@ 0x80
 8007f24:	461a      	mov	r2, r3
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	025b      	lsls	r3, r3, #9
 8007f2a:	089b      	lsrs	r3, r3, #2
 8007f2c:	f7fc faa8 	bl	8004480 <HAL_DMA_Start_IT>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d01a      	beq.n	8007f6c <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f022 021a 	bic.w	r2, r2, #26
 8007f44:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a19      	ldr	r2, [pc, #100]	@ (8007fb0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007f4c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e018      	b.n	8007f9e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f70:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	025b      	lsls	r3, r3, #9
 8007f76:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007f78:	2390      	movs	r3, #144	@ 0x90
 8007f7a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007f80:	2300      	movs	r3, #0
 8007f82:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8007f84:	2301      	movs	r3, #1
 8007f86:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f107 0210 	add.w	r2, r7, #16
 8007f90:	4611      	mov	r1, r2
 8007f92:	4618      	mov	r0, r3
 8007f94:	f001 fc6c 	bl	8009870 <SDMMC_ConfigData>

      return HAL_OK;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	e000      	b.n	8007f9e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007f9c:	2302      	movs	r3, #2
  }
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3730      	adds	r7, #48	@ 0x30
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	08008695 	.word	0x08008695
 8007fac:	08008731 	.word	0x08008731
 8007fb0:	004005ff 	.word	0x004005ff

08007fb4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc0:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d008      	beq.n	8007fe2 <HAL_SD_IRQHandler+0x2e>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f003 0308 	and.w	r3, r3, #8
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d003      	beq.n	8007fe2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 fdec 	bl	8008bb8 <SD_Read_IT>
 8007fe0:	e15a      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f000 808d 	beq.w	800810c <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ffa:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	4b9a      	ldr	r3, [pc, #616]	@ (8008270 <HAL_SD_IRQHandler+0x2bc>)
 8008008:	400b      	ands	r3, r1
 800800a:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f022 0201 	bic.w	r2, r2, #1
 800801a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	2b00      	cmp	r3, #0
 8008024:	d039      	beq.n	800809a <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f003 0302 	and.w	r3, r3, #2
 800802c:	2b00      	cmp	r3, #0
 800802e:	d104      	bne.n	800803a <HAL_SD_IRQHandler+0x86>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f003 0320 	and.w	r3, r3, #32
 8008036:	2b00      	cmp	r3, #0
 8008038:	d011      	beq.n	800805e <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4618      	mov	r0, r3
 8008040:	f001 fcec 	bl	8009a1c <SDMMC_CmdStopTransfer>
 8008044:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d008      	beq.n	800805e <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	431a      	orrs	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f921 	bl	80082a0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008066:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f003 0301 	and.w	r3, r3, #1
 800807c:	2b00      	cmp	r3, #0
 800807e:	d104      	bne.n	800808a <HAL_SD_IRQHandler+0xd6>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f003 0302 	and.w	r3, r3, #2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f002 fc78 	bl	800a980 <HAL_SD_RxCpltCallback>
 8008090:	e102      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f002 fc6a 	bl	800a96c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008098:	e0fe      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f000 80f9 	beq.w	8008298 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f003 0320 	and.w	r3, r3, #32
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d011      	beq.n	80080d4 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f001 fcb1 	bl	8009a1c <SDMMC_CmdStopTransfer>
 80080ba:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d008      	beq.n	80080d4 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	431a      	orrs	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 f8e6 	bl	80082a0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f003 0301 	and.w	r3, r3, #1
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f040 80dc 	bne.w	8008298 <HAL_SD_IRQHandler+0x2e4>
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f003 0302 	and.w	r3, r3, #2
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f040 80d6 	bne.w	8008298 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 0208 	bic.w	r2, r2, #8
 80080fa:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f002 fc31 	bl	800a96c <HAL_SD_TxCpltCallback>
}
 800810a:	e0c5      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008116:	2b00      	cmp	r3, #0
 8008118:	d008      	beq.n	800812c <HAL_SD_IRQHandler+0x178>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b00      	cmp	r3, #0
 8008122:	d003      	beq.n	800812c <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fd98 	bl	8008c5a <SD_Write_IT>
 800812a:	e0b5      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008132:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 80ae 	beq.w	8008298 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800814e:	f043 0202 	orr.w	r2, r3, #2
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008168:	f043 0208 	orr.w	r2, r3, #8
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008176:	f003 0320 	and.w	r3, r3, #32
 800817a:	2b00      	cmp	r3, #0
 800817c:	d005      	beq.n	800818a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008182:	f043 0220 	orr.w	r2, r3, #32
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008190:	f003 0310 	and.w	r3, r3, #16
 8008194:	2b00      	cmp	r3, #0
 8008196:	d005      	beq.n	80081a4 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800819c:	f043 0210 	orr.w	r2, r3, #16
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80081ac:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80081bc:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f001 fc2a 	bl	8009a1c <SDMMC_CmdStopTransfer>
 80081c8:	4602      	mov	r2, r0
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ce:	431a      	orrs	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f003 0308 	and.w	r3, r3, #8
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00a      	beq.n	80081f4 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 f857 	bl	80082a0 <HAL_SD_ErrorCallback>
}
 80081f2:	e051      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d04c      	beq.n	8008298 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b00      	cmp	r3, #0
 8008206:	d104      	bne.n	8008212 <HAL_SD_IRQHandler+0x25e>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f003 0320 	and.w	r3, r3, #32
 800820e:	2b00      	cmp	r3, #0
 8008210:	d011      	beq.n	8008236 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008216:	4a17      	ldr	r2, [pc, #92]	@ (8008274 <HAL_SD_IRQHandler+0x2c0>)
 8008218:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800821e:	4618      	mov	r0, r3
 8008220:	f7fc f9fe 	bl	8004620 <HAL_DMA_Abort_IT>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d036      	beq.n	8008298 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822e:	4618      	mov	r0, r3
 8008230:	f000 fad0 	bl	80087d4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008234:	e030      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	2b00      	cmp	r3, #0
 800823e:	d104      	bne.n	800824a <HAL_SD_IRQHandler+0x296>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f003 0302 	and.w	r3, r3, #2
 8008246:	2b00      	cmp	r3, #0
 8008248:	d018      	beq.n	800827c <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800824e:	4a0a      	ldr	r2, [pc, #40]	@ (8008278 <HAL_SD_IRQHandler+0x2c4>)
 8008250:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	4618      	mov	r0, r3
 8008258:	f7fc f9e2 	bl	8004620 <HAL_DMA_Abort_IT>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d01a      	beq.n	8008298 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008266:	4618      	mov	r0, r3
 8008268:	f000 faeb 	bl	8008842 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800826c:	e014      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
 800826e:	bf00      	nop
 8008270:	ffff3ec5 	.word	0xffff3ec5
 8008274:	080087d5 	.word	0x080087d5
 8008278:	08008843 	.word	0x08008843
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f002 fb61 	bl	800a958 <HAL_SD_AbortCallback>
}
 8008296:	e7ff      	b.n	8008298 <HAL_SD_IRQHandler+0x2e4>
 8008298:	bf00      	nop
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082c2:	0f9b      	lsrs	r3, r3, #30
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082ce:	0e9b      	lsrs	r3, r3, #26
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	f003 030f 	and.w	r3, r3, #15
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082e0:	0e1b      	lsrs	r3, r3, #24
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	f003 0303 	and.w	r3, r3, #3
 80082e8:	b2da      	uxtb	r2, r3
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082f2:	0c1b      	lsrs	r3, r3, #16
 80082f4:	b2da      	uxtb	r2, r3
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082fe:	0a1b      	lsrs	r3, r3, #8
 8008300:	b2da      	uxtb	r2, r3
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800830a:	b2da      	uxtb	r2, r3
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008314:	0d1b      	lsrs	r3, r3, #20
 8008316:	b29a      	uxth	r2, r3
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008320:	0c1b      	lsrs	r3, r3, #16
 8008322:	b2db      	uxtb	r3, r3
 8008324:	f003 030f 	and.w	r3, r3, #15
 8008328:	b2da      	uxtb	r2, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008332:	0bdb      	lsrs	r3, r3, #15
 8008334:	b2db      	uxtb	r3, r3
 8008336:	f003 0301 	and.w	r3, r3, #1
 800833a:	b2da      	uxtb	r2, r3
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008344:	0b9b      	lsrs	r3, r3, #14
 8008346:	b2db      	uxtb	r3, r3
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	b2da      	uxtb	r2, r3
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008356:	0b5b      	lsrs	r3, r3, #13
 8008358:	b2db      	uxtb	r3, r3
 800835a:	f003 0301 	and.w	r3, r3, #1
 800835e:	b2da      	uxtb	r2, r3
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008368:	0b1b      	lsrs	r3, r3, #12
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	b2da      	uxtb	r2, r3
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	2200      	movs	r2, #0
 800837a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008380:	2b00      	cmp	r3, #0
 8008382:	d163      	bne.n	800844c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008388:	009a      	lsls	r2, r3, #2
 800838a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800838e:	4013      	ands	r3, r2
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8008394:	0f92      	lsrs	r2, r2, #30
 8008396:	431a      	orrs	r2, r3
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083a0:	0edb      	lsrs	r3, r3, #27
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	f003 0307 	and.w	r3, r3, #7
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083b2:	0e1b      	lsrs	r3, r3, #24
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	f003 0307 	and.w	r3, r3, #7
 80083ba:	b2da      	uxtb	r2, r3
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083c4:	0d5b      	lsrs	r3, r3, #21
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	f003 0307 	and.w	r3, r3, #7
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083d6:	0c9b      	lsrs	r3, r3, #18
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	b2da      	uxtb	r2, r3
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083e8:	0bdb      	lsrs	r3, r3, #15
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	f003 0307 	and.w	r3, r3, #7
 80083f0:	b2da      	uxtb	r2, r3
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	691b      	ldr	r3, [r3, #16]
 80083fa:	1c5a      	adds	r2, r3, #1
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	7e1b      	ldrb	r3, [r3, #24]
 8008404:	b2db      	uxtb	r3, r3
 8008406:	f003 0307 	and.w	r3, r3, #7
 800840a:	3302      	adds	r3, #2
 800840c:	2201      	movs	r2, #1
 800840e:	fa02 f303 	lsl.w	r3, r2, r3
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008416:	fb03 f202 	mul.w	r2, r3, r2
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	7a1b      	ldrb	r3, [r3, #8]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	f003 030f 	and.w	r3, r3, #15
 8008428:	2201      	movs	r2, #1
 800842a:	409a      	lsls	r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008438:	0a52      	lsrs	r2, r2, #9
 800843a:	fb03 f202 	mul.w	r2, r3, r2
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008448:	661a      	str	r2, [r3, #96]	@ 0x60
 800844a:	e031      	b.n	80084b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008450:	2b01      	cmp	r3, #1
 8008452:	d11d      	bne.n	8008490 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008458:	041b      	lsls	r3, r3, #16
 800845a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008462:	0c1b      	lsrs	r3, r3, #16
 8008464:	431a      	orrs	r2, r3
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	3301      	adds	r3, #1
 8008470:	029a      	lsls	r2, r3, #10
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008484:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	661a      	str	r2, [r3, #96]	@ 0x60
 800848e:	e00f      	b.n	80084b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a58      	ldr	r2, [pc, #352]	@ (80085f8 <HAL_SD_GetCardCSD+0x344>)
 8008496:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e09d      	b.n	80085ec <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084b4:	0b9b      	lsrs	r3, r3, #14
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	f003 0301 	and.w	r3, r3, #1
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084c6:	09db      	lsrs	r3, r3, #7
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084ce:	b2da      	uxtb	r2, r3
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084de:	b2da      	uxtb	r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084e8:	0fdb      	lsrs	r3, r3, #31
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084f4:	0f5b      	lsrs	r3, r3, #29
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	f003 0303 	and.w	r3, r3, #3
 80084fc:	b2da      	uxtb	r2, r3
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008506:	0e9b      	lsrs	r3, r3, #26
 8008508:	b2db      	uxtb	r3, r3
 800850a:	f003 0307 	and.w	r3, r3, #7
 800850e:	b2da      	uxtb	r2, r3
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008518:	0d9b      	lsrs	r3, r3, #22
 800851a:	b2db      	uxtb	r3, r3
 800851c:	f003 030f 	and.w	r3, r3, #15
 8008520:	b2da      	uxtb	r2, r3
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800852a:	0d5b      	lsrs	r3, r3, #21
 800852c:	b2db      	uxtb	r3, r3
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	b2da      	uxtb	r2, r3
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008546:	0c1b      	lsrs	r3, r3, #16
 8008548:	b2db      	uxtb	r3, r3
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	b2da      	uxtb	r2, r3
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800855a:	0bdb      	lsrs	r3, r3, #15
 800855c:	b2db      	uxtb	r3, r3
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	b2da      	uxtb	r2, r3
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800856e:	0b9b      	lsrs	r3, r3, #14
 8008570:	b2db      	uxtb	r3, r3
 8008572:	f003 0301 	and.w	r3, r3, #1
 8008576:	b2da      	uxtb	r2, r3
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008582:	0b5b      	lsrs	r3, r3, #13
 8008584:	b2db      	uxtb	r3, r3
 8008586:	f003 0301 	and.w	r3, r3, #1
 800858a:	b2da      	uxtb	r2, r3
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008596:	0b1b      	lsrs	r3, r3, #12
 8008598:	b2db      	uxtb	r3, r3
 800859a:	f003 0301 	and.w	r3, r3, #1
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085aa:	0a9b      	lsrs	r3, r3, #10
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	f003 0303 	and.w	r3, r3, #3
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085be:	0a1b      	lsrs	r3, r3, #8
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	f003 0303 	and.w	r3, r3, #3
 80085c6:	b2da      	uxtb	r2, r3
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085d2:	085b      	lsrs	r3, r3, #1
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80085ea:	2300      	movs	r3, #0
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr
 80085f8:	004005ff 	.word	0x004005ff

080085fc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008646:	2300      	movs	r3, #0
}
 8008648:	4618      	mov	r0, r3
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b086      	sub	sp, #24
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800865c:	2300      	movs	r3, #0
 800865e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008660:	f107 030c 	add.w	r3, r7, #12
 8008664:	4619      	mov	r1, r3
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fa7e 	bl	8008b68 <SD_SendStatus>
 800866c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d005      	beq.n	8008680 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	431a      	orrs	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	0a5b      	lsrs	r3, r3, #9
 8008684:	f003 030f 	and.w	r3, r3, #15
 8008688:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800868a:	693b      	ldr	r3, [r7, #16]
}
 800868c:	4618      	mov	r0, r3
 800868e:	3718      	adds	r7, #24
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086b0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80086b2:	bf00      	nop
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b084      	sub	sp, #16
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ca:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d0:	2b82      	cmp	r3, #130	@ 0x82
 80086d2:	d111      	bne.n	80086f8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4618      	mov	r0, r3
 80086da:	f001 f99f 	bl	8009a1c <SDMMC_CmdStopTransfer>
 80086de:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d008      	beq.n	80086f8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	431a      	orrs	r2, r3
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f7ff fdd4 	bl	80082a0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f022 0208 	bic.w	r2, r2, #8
 8008706:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008710:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f002 f92d 	bl	800a980 <HAL_SD_RxCpltCallback>
#endif
}
 8008726:	bf00      	nop
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
	...

08008730 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7fc f91a 	bl	8004978 <HAL_DMA_GetError>
 8008744:	4603      	mov	r3, r0
 8008746:	2b02      	cmp	r3, #2
 8008748:	d03e      	beq.n	80087c8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008750:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008758:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	2b01      	cmp	r3, #1
 800875e:	d002      	beq.n	8008766 <SD_DMAError+0x36>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d12d      	bne.n	80087c2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a19      	ldr	r2, [pc, #100]	@ (80087d0 <SD_DMAError+0xa0>)
 800876c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800877c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008782:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800878a:	6978      	ldr	r0, [r7, #20]
 800878c:	f7ff ff62 	bl	8008654 <HAL_SD_GetCardState>
 8008790:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2b06      	cmp	r3, #6
 8008796:	d002      	beq.n	800879e <SD_DMAError+0x6e>
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2b05      	cmp	r3, #5
 800879c:	d10a      	bne.n	80087b4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4618      	mov	r0, r3
 80087a4:	f001 f93a 	bl	8009a1c <SDMMC_CmdStopTransfer>
 80087a8:	4602      	mov	r2, r0
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ae:	431a      	orrs	r2, r3
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	2200      	movs	r2, #0
 80087c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80087c2:	6978      	ldr	r0, [r7, #20]
 80087c4:	f7ff fd6c 	bl	80082a0 <HAL_SD_ErrorCallback>
#endif
  }
}
 80087c8:	bf00      	nop
 80087ca:	3718      	adds	r7, #24
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}
 80087d0:	004005ff 	.word	0x004005ff

080087d4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80087ea:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f7ff ff31 	bl	8008654 <HAL_SD_GetCardState>
 80087f2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2200      	movs	r2, #0
 8008800:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	2b06      	cmp	r3, #6
 8008806:	d002      	beq.n	800880e <SD_DMATxAbort+0x3a>
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b05      	cmp	r3, #5
 800880c:	d10a      	bne.n	8008824 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4618      	mov	r0, r3
 8008814:	f001 f902 	bl	8009a1c <SDMMC_CmdStopTransfer>
 8008818:	4602      	mov	r2, r0
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800881e:	431a      	orrs	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008828:	2b00      	cmp	r3, #0
 800882a:	d103      	bne.n	8008834 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f002 f893 	bl	800a958 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008832:	e002      	b.n	800883a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff fd33 	bl	80082a0 <HAL_SD_ErrorCallback>
}
 800883a:	bf00      	nop
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008842:	b580      	push	{r7, lr}
 8008844:	b084      	sub	sp, #16
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008858:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800885a:	68f8      	ldr	r0, [r7, #12]
 800885c:	f7ff fefa 	bl	8008654 <HAL_SD_GetCardState>
 8008860:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2201      	movs	r2, #1
 8008866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	2b06      	cmp	r3, #6
 8008874:	d002      	beq.n	800887c <SD_DMARxAbort+0x3a>
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	2b05      	cmp	r3, #5
 800887a:	d10a      	bne.n	8008892 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4618      	mov	r0, r3
 8008882:	f001 f8cb 	bl	8009a1c <SDMMC_CmdStopTransfer>
 8008886:	4602      	mov	r2, r0
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800888c:	431a      	orrs	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008896:	2b00      	cmp	r3, #0
 8008898:	d103      	bne.n	80088a2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f002 f85c 	bl	800a958 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80088a0:	e002      	b.n	80088a8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	f7ff fcfc 	bl	80082a0 <HAL_SD_ErrorCallback>
}
 80088a8:	bf00      	nop
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80088b0:	b5b0      	push	{r4, r5, r7, lr}
 80088b2:	b094      	sub	sp, #80	@ 0x50
 80088b4:	af04      	add	r7, sp, #16
 80088b6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80088b8:	2301      	movs	r3, #1
 80088ba:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4618      	mov	r0, r3
 80088c2:	f000 ff7d 	bl	80097c0 <SDMMC_GetPowerState>
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d102      	bne.n	80088d2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80088cc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80088d0:	e0b8      	b.n	8008a44 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088d6:	2b03      	cmp	r3, #3
 80088d8:	d02f      	beq.n	800893a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4618      	mov	r0, r3
 80088e0:	f001 f964 	bl	8009bac <SDMMC_CmdSendCID>
 80088e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80088e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <SD_InitCard+0x40>
    {
      return errorstate;
 80088ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ee:	e0a9      	b.n	8008a44 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2100      	movs	r1, #0
 80088f6:	4618      	mov	r0, r3
 80088f8:	f000 ffa7 	bl	800984a <SDMMC_GetResponse>
 80088fc:	4602      	mov	r2, r0
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2104      	movs	r1, #4
 8008908:	4618      	mov	r0, r3
 800890a:	f000 ff9e 	bl	800984a <SDMMC_GetResponse>
 800890e:	4602      	mov	r2, r0
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2108      	movs	r1, #8
 800891a:	4618      	mov	r0, r3
 800891c:	f000 ff95 	bl	800984a <SDMMC_GetResponse>
 8008920:	4602      	mov	r2, r0
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	210c      	movs	r1, #12
 800892c:	4618      	mov	r0, r3
 800892e:	f000 ff8c 	bl	800984a <SDMMC_GetResponse>
 8008932:	4602      	mov	r2, r0
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800893e:	2b03      	cmp	r3, #3
 8008940:	d00d      	beq.n	800895e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f107 020e 	add.w	r2, r7, #14
 800894a:	4611      	mov	r1, r2
 800894c:	4618      	mov	r0, r3
 800894e:	f001 f96a 	bl	8009c26 <SDMMC_CmdSetRelAdd>
 8008952:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d001      	beq.n	800895e <SD_InitCard+0xae>
    {
      return errorstate;
 800895a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800895c:	e072      	b.n	8008a44 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008962:	2b03      	cmp	r3, #3
 8008964:	d036      	beq.n	80089d4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008966:	89fb      	ldrh	r3, [r7, #14]
 8008968:	461a      	mov	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008976:	041b      	lsls	r3, r3, #16
 8008978:	4619      	mov	r1, r3
 800897a:	4610      	mov	r0, r2
 800897c:	f001 f934 	bl	8009be8 <SDMMC_CmdSendCSD>
 8008980:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008984:	2b00      	cmp	r3, #0
 8008986:	d001      	beq.n	800898c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800898a:	e05b      	b.n	8008a44 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2100      	movs	r1, #0
 8008992:	4618      	mov	r0, r3
 8008994:	f000 ff59 	bl	800984a <SDMMC_GetResponse>
 8008998:	4602      	mov	r2, r0
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2104      	movs	r1, #4
 80089a4:	4618      	mov	r0, r3
 80089a6:	f000 ff50 	bl	800984a <SDMMC_GetResponse>
 80089aa:	4602      	mov	r2, r0
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2108      	movs	r1, #8
 80089b6:	4618      	mov	r0, r3
 80089b8:	f000 ff47 	bl	800984a <SDMMC_GetResponse>
 80089bc:	4602      	mov	r2, r0
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	210c      	movs	r1, #12
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 ff3e 	bl	800984a <SDMMC_GetResponse>
 80089ce:	4602      	mov	r2, r0
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2104      	movs	r1, #4
 80089da:	4618      	mov	r0, r3
 80089dc:	f000 ff35 	bl	800984a <SDMMC_GetResponse>
 80089e0:	4603      	mov	r3, r0
 80089e2:	0d1a      	lsrs	r2, r3, #20
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80089e8:	f107 0310 	add.w	r3, r7, #16
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff fc60 	bl	80082b4 <HAL_SD_GetCardCSD>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d002      	beq.n	8008a00 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80089fa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80089fe:	e021      	b.n	8008a44 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6819      	ldr	r1, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a08:	041b      	lsls	r3, r3, #16
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	461c      	mov	r4, r3
 8008a0e:	4615      	mov	r5, r2
 8008a10:	4622      	mov	r2, r4
 8008a12:	462b      	mov	r3, r5
 8008a14:	4608      	mov	r0, r1
 8008a16:	f001 f823 	bl	8009a60 <SDMMC_CmdSelDesel>
 8008a1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d001      	beq.n	8008a26 <SD_InitCard+0x176>
  {
    return errorstate;
 8008a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a24:	e00e      	b.n	8008a44 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681d      	ldr	r5, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	466c      	mov	r4, sp
 8008a2e:	f103 0210 	add.w	r2, r3, #16
 8008a32:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008a38:	3304      	adds	r3, #4
 8008a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	f000 fe67 	bl	8009710 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3740      	adds	r7, #64	@ 0x40
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bdb0      	pop	{r4, r5, r7, pc}

08008a4c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b086      	sub	sp, #24
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4618      	mov	r0, r3
 8008a66:	f001 f81e 	bl	8009aa6 <SDMMC_CmdGoIdleState>
 8008a6a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	e072      	b.n	8008b5c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f001 f831 	bl	8009ae2 <SDMMC_CmdOperCond>
 8008a80:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00d      	beq.n	8008aa4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4618      	mov	r0, r3
 8008a94:	f001 f807 	bl	8009aa6 <SDMMC_CmdGoIdleState>
 8008a98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d004      	beq.n	8008aaa <SD_PowerON+0x5e>
    {
      return errorstate;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	e05b      	b.n	8008b5c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d137      	bne.n	8008b22 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f001 f831 	bl	8009b20 <SDMMC_CmdAppCommand>
 8008abe:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d02d      	beq.n	8008b22 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ac6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008aca:	e047      	b.n	8008b5c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f001 f824 	bl	8009b20 <SDMMC_CmdAppCommand>
 8008ad8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d001      	beq.n	8008ae4 <SD_PowerON+0x98>
    {
      return errorstate;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	e03b      	b.n	8008b5c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	491e      	ldr	r1, [pc, #120]	@ (8008b64 <SD_PowerON+0x118>)
 8008aea:	4618      	mov	r0, r3
 8008aec:	f001 f83a 	bl	8009b64 <SDMMC_CmdAppOperCommand>
 8008af0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d002      	beq.n	8008afe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008af8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008afc:	e02e      	b.n	8008b5c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2100      	movs	r1, #0
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 fea0 	bl	800984a <SDMMC_GetResponse>
 8008b0a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	0fdb      	lsrs	r3, r3, #31
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d101      	bne.n	8008b18 <SD_PowerON+0xcc>
 8008b14:	2301      	movs	r3, #1
 8008b16:	e000      	b.n	8008b1a <SD_PowerON+0xce>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	613b      	str	r3, [r7, #16]

    count++;
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d802      	bhi.n	8008b32 <SD_PowerON+0xe6>
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0cc      	beq.n	8008acc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d902      	bls.n	8008b42 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008b3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b40:	e00c      	b.n	8008b5c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d003      	beq.n	8008b54 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	645a      	str	r2, [r3, #68]	@ 0x44
 8008b52:	e002      	b.n	8008b5a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3718      	adds	r7, #24
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	c1100000 	.word	0xc1100000

08008b68 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d102      	bne.n	8008b7e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008b78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008b7c:	e018      	b.n	8008bb0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b86:	041b      	lsls	r3, r3, #16
 8008b88:	4619      	mov	r1, r3
 8008b8a:	4610      	mov	r0, r2
 8008b8c:	f001 f86c 	bl	8009c68 <SDMMC_CmdSendStatus>
 8008b90:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d001      	beq.n	8008b9c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	e009      	b.n	8008bb0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2100      	movs	r1, #0
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fe51 	bl	800984a <SDMMC_GetResponse>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b086      	sub	sp, #24
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bca:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d03f      	beq.n	8008c52 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	617b      	str	r3, [r7, #20]
 8008bd6:	e033      	b.n	8008c40 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f000 fdc3 	bl	8009768 <SDMMC_ReadFIFO>
 8008be2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	b2da      	uxtb	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	0a1b      	lsrs	r3, r3, #8
 8008bfc:	b2da      	uxtb	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	3301      	adds	r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	0c1b      	lsrs	r3, r3, #16
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	3b01      	subs	r3, #1
 8008c22:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	0e1b      	lsrs	r3, r3, #24
 8008c28:	b2da      	uxtb	r2, r3
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	3301      	adds	r3, #1
 8008c32:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	617b      	str	r3, [r7, #20]
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	2b07      	cmp	r3, #7
 8008c44:	d9c8      	bls.n	8008bd8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008c52:	bf00      	nop
 8008c54:	3718      	adds	r7, #24
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b086      	sub	sp, #24
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d043      	beq.n	8008cfc <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008c74:	2300      	movs	r3, #0
 8008c76:	617b      	str	r3, [r7, #20]
 8008c78:	e037      	b.n	8008cea <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	3301      	adds	r3, #1
 8008c84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	021a      	lsls	r2, r3, #8
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	041a      	lsls	r2, r3, #16
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	061a      	lsls	r2, r3, #24
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f107 0208 	add.w	r2, r7, #8
 8008cdc:	4611      	mov	r1, r2
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 fd4f 	bl	8009782 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	617b      	str	r3, [r7, #20]
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	2b07      	cmp	r3, #7
 8008cee:	d9c4      	bls.n	8008c7a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	693a      	ldr	r2, [r7, #16]
 8008cfa:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008cfc:	bf00      	nop
 8008cfe:	3718      	adds	r7, #24
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b082      	sub	sp, #8
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d101      	bne.n	8008d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e040      	b.n	8008d98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d106      	bne.n	8008d2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f7f8 ffc8 	bl	8001cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2224      	movs	r2, #36	@ 0x24
 8008d30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f022 0201 	bic.w	r2, r2, #1
 8008d40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d002      	beq.n	8008d50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fb16 	bl	800937c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 f8af 	bl	8008eb4 <UART_SetConfig>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e01b      	b.n	8008d98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689a      	ldr	r2, [r3, #8]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f042 0201 	orr.w	r2, r2, #1
 8008d8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fb95 	bl	80094c0 <UART_CheckIdleState>
 8008d96:	4603      	mov	r3, r0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b08a      	sub	sp, #40	@ 0x28
 8008da4:	af02      	add	r7, sp, #8
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	4613      	mov	r3, r2
 8008dae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008db4:	2b20      	cmp	r3, #32
 8008db6:	d177      	bne.n	8008ea8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <HAL_UART_Transmit+0x24>
 8008dbe:	88fb      	ldrh	r3, [r7, #6]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e070      	b.n	8008eaa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2221      	movs	r2, #33	@ 0x21
 8008dd4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008dd6:	f7fb f905 	bl	8003fe4 <HAL_GetTick>
 8008dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	88fa      	ldrh	r2, [r7, #6]
 8008de0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	88fa      	ldrh	r2, [r7, #6]
 8008de8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008df4:	d108      	bne.n	8008e08 <HAL_UART_Transmit+0x68>
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	691b      	ldr	r3, [r3, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d104      	bne.n	8008e08 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	61bb      	str	r3, [r7, #24]
 8008e06:	e003      	b.n	8008e10 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008e10:	e02f      	b.n	8008e72 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	9300      	str	r3, [sp, #0]
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	2180      	movs	r1, #128	@ 0x80
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 fba6 	bl	800956e <UART_WaitOnFlagUntilTimeout>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d004      	beq.n	8008e32 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2220      	movs	r2, #32
 8008e2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008e2e:	2303      	movs	r3, #3
 8008e30:	e03b      	b.n	8008eaa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d10b      	bne.n	8008e50 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	881b      	ldrh	r3, [r3, #0]
 8008e3c:	461a      	mov	r2, r3
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e46:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	3302      	adds	r3, #2
 8008e4c:	61bb      	str	r3, [r7, #24]
 8008e4e:	e007      	b.n	8008e60 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	781a      	ldrb	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1c9      	bne.n	8008e12 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2200      	movs	r2, #0
 8008e86:	2140      	movs	r1, #64	@ 0x40
 8008e88:	68f8      	ldr	r0, [r7, #12]
 8008e8a:	f000 fb70 	bl	800956e <UART_WaitOnFlagUntilTimeout>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d004      	beq.n	8008e9e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2220      	movs	r2, #32
 8008e98:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008e9a:	2303      	movs	r3, #3
 8008e9c:	e005      	b.n	8008eaa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2220      	movs	r2, #32
 8008ea2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	e000      	b.n	8008eaa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008ea8:	2302      	movs	r3, #2
  }
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3720      	adds	r7, #32
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
	...

08008eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b088      	sub	sp, #32
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	69db      	ldr	r3, [r3, #28]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	4ba6      	ldr	r3, [pc, #664]	@ (8009178 <UART_SetConfig+0x2c4>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	6812      	ldr	r2, [r2, #0]
 8008ee6:	6979      	ldr	r1, [r7, #20]
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	68da      	ldr	r2, [r3, #12]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a1b      	ldr	r3, [r3, #32]
 8008f0c:	697a      	ldr	r2, [r7, #20]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	697a      	ldr	r2, [r7, #20]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a94      	ldr	r2, [pc, #592]	@ (800917c <UART_SetConfig+0x2c8>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d120      	bne.n	8008f72 <UART_SetConfig+0xbe>
 8008f30:	4b93      	ldr	r3, [pc, #588]	@ (8009180 <UART_SetConfig+0x2cc>)
 8008f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f36:	f003 0303 	and.w	r3, r3, #3
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	d816      	bhi.n	8008f6c <UART_SetConfig+0xb8>
 8008f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f44 <UART_SetConfig+0x90>)
 8008f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f44:	08008f55 	.word	0x08008f55
 8008f48:	08008f61 	.word	0x08008f61
 8008f4c:	08008f5b 	.word	0x08008f5b
 8008f50:	08008f67 	.word	0x08008f67
 8008f54:	2301      	movs	r3, #1
 8008f56:	77fb      	strb	r3, [r7, #31]
 8008f58:	e150      	b.n	80091fc <UART_SetConfig+0x348>
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	77fb      	strb	r3, [r7, #31]
 8008f5e:	e14d      	b.n	80091fc <UART_SetConfig+0x348>
 8008f60:	2304      	movs	r3, #4
 8008f62:	77fb      	strb	r3, [r7, #31]
 8008f64:	e14a      	b.n	80091fc <UART_SetConfig+0x348>
 8008f66:	2308      	movs	r3, #8
 8008f68:	77fb      	strb	r3, [r7, #31]
 8008f6a:	e147      	b.n	80091fc <UART_SetConfig+0x348>
 8008f6c:	2310      	movs	r3, #16
 8008f6e:	77fb      	strb	r3, [r7, #31]
 8008f70:	e144      	b.n	80091fc <UART_SetConfig+0x348>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a83      	ldr	r2, [pc, #524]	@ (8009184 <UART_SetConfig+0x2d0>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d132      	bne.n	8008fe2 <UART_SetConfig+0x12e>
 8008f7c:	4b80      	ldr	r3, [pc, #512]	@ (8009180 <UART_SetConfig+0x2cc>)
 8008f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f82:	f003 030c 	and.w	r3, r3, #12
 8008f86:	2b0c      	cmp	r3, #12
 8008f88:	d828      	bhi.n	8008fdc <UART_SetConfig+0x128>
 8008f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f90 <UART_SetConfig+0xdc>)
 8008f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f90:	08008fc5 	.word	0x08008fc5
 8008f94:	08008fdd 	.word	0x08008fdd
 8008f98:	08008fdd 	.word	0x08008fdd
 8008f9c:	08008fdd 	.word	0x08008fdd
 8008fa0:	08008fd1 	.word	0x08008fd1
 8008fa4:	08008fdd 	.word	0x08008fdd
 8008fa8:	08008fdd 	.word	0x08008fdd
 8008fac:	08008fdd 	.word	0x08008fdd
 8008fb0:	08008fcb 	.word	0x08008fcb
 8008fb4:	08008fdd 	.word	0x08008fdd
 8008fb8:	08008fdd 	.word	0x08008fdd
 8008fbc:	08008fdd 	.word	0x08008fdd
 8008fc0:	08008fd7 	.word	0x08008fd7
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	77fb      	strb	r3, [r7, #31]
 8008fc8:	e118      	b.n	80091fc <UART_SetConfig+0x348>
 8008fca:	2302      	movs	r3, #2
 8008fcc:	77fb      	strb	r3, [r7, #31]
 8008fce:	e115      	b.n	80091fc <UART_SetConfig+0x348>
 8008fd0:	2304      	movs	r3, #4
 8008fd2:	77fb      	strb	r3, [r7, #31]
 8008fd4:	e112      	b.n	80091fc <UART_SetConfig+0x348>
 8008fd6:	2308      	movs	r3, #8
 8008fd8:	77fb      	strb	r3, [r7, #31]
 8008fda:	e10f      	b.n	80091fc <UART_SetConfig+0x348>
 8008fdc:	2310      	movs	r3, #16
 8008fde:	77fb      	strb	r3, [r7, #31]
 8008fe0:	e10c      	b.n	80091fc <UART_SetConfig+0x348>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a68      	ldr	r2, [pc, #416]	@ (8009188 <UART_SetConfig+0x2d4>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d120      	bne.n	800902e <UART_SetConfig+0x17a>
 8008fec:	4b64      	ldr	r3, [pc, #400]	@ (8009180 <UART_SetConfig+0x2cc>)
 8008fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ff2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ff6:	2b30      	cmp	r3, #48	@ 0x30
 8008ff8:	d013      	beq.n	8009022 <UART_SetConfig+0x16e>
 8008ffa:	2b30      	cmp	r3, #48	@ 0x30
 8008ffc:	d814      	bhi.n	8009028 <UART_SetConfig+0x174>
 8008ffe:	2b20      	cmp	r3, #32
 8009000:	d009      	beq.n	8009016 <UART_SetConfig+0x162>
 8009002:	2b20      	cmp	r3, #32
 8009004:	d810      	bhi.n	8009028 <UART_SetConfig+0x174>
 8009006:	2b00      	cmp	r3, #0
 8009008:	d002      	beq.n	8009010 <UART_SetConfig+0x15c>
 800900a:	2b10      	cmp	r3, #16
 800900c:	d006      	beq.n	800901c <UART_SetConfig+0x168>
 800900e:	e00b      	b.n	8009028 <UART_SetConfig+0x174>
 8009010:	2300      	movs	r3, #0
 8009012:	77fb      	strb	r3, [r7, #31]
 8009014:	e0f2      	b.n	80091fc <UART_SetConfig+0x348>
 8009016:	2302      	movs	r3, #2
 8009018:	77fb      	strb	r3, [r7, #31]
 800901a:	e0ef      	b.n	80091fc <UART_SetConfig+0x348>
 800901c:	2304      	movs	r3, #4
 800901e:	77fb      	strb	r3, [r7, #31]
 8009020:	e0ec      	b.n	80091fc <UART_SetConfig+0x348>
 8009022:	2308      	movs	r3, #8
 8009024:	77fb      	strb	r3, [r7, #31]
 8009026:	e0e9      	b.n	80091fc <UART_SetConfig+0x348>
 8009028:	2310      	movs	r3, #16
 800902a:	77fb      	strb	r3, [r7, #31]
 800902c:	e0e6      	b.n	80091fc <UART_SetConfig+0x348>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a56      	ldr	r2, [pc, #344]	@ (800918c <UART_SetConfig+0x2d8>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d120      	bne.n	800907a <UART_SetConfig+0x1c6>
 8009038:	4b51      	ldr	r3, [pc, #324]	@ (8009180 <UART_SetConfig+0x2cc>)
 800903a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800903e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009042:	2bc0      	cmp	r3, #192	@ 0xc0
 8009044:	d013      	beq.n	800906e <UART_SetConfig+0x1ba>
 8009046:	2bc0      	cmp	r3, #192	@ 0xc0
 8009048:	d814      	bhi.n	8009074 <UART_SetConfig+0x1c0>
 800904a:	2b80      	cmp	r3, #128	@ 0x80
 800904c:	d009      	beq.n	8009062 <UART_SetConfig+0x1ae>
 800904e:	2b80      	cmp	r3, #128	@ 0x80
 8009050:	d810      	bhi.n	8009074 <UART_SetConfig+0x1c0>
 8009052:	2b00      	cmp	r3, #0
 8009054:	d002      	beq.n	800905c <UART_SetConfig+0x1a8>
 8009056:	2b40      	cmp	r3, #64	@ 0x40
 8009058:	d006      	beq.n	8009068 <UART_SetConfig+0x1b4>
 800905a:	e00b      	b.n	8009074 <UART_SetConfig+0x1c0>
 800905c:	2300      	movs	r3, #0
 800905e:	77fb      	strb	r3, [r7, #31]
 8009060:	e0cc      	b.n	80091fc <UART_SetConfig+0x348>
 8009062:	2302      	movs	r3, #2
 8009064:	77fb      	strb	r3, [r7, #31]
 8009066:	e0c9      	b.n	80091fc <UART_SetConfig+0x348>
 8009068:	2304      	movs	r3, #4
 800906a:	77fb      	strb	r3, [r7, #31]
 800906c:	e0c6      	b.n	80091fc <UART_SetConfig+0x348>
 800906e:	2308      	movs	r3, #8
 8009070:	77fb      	strb	r3, [r7, #31]
 8009072:	e0c3      	b.n	80091fc <UART_SetConfig+0x348>
 8009074:	2310      	movs	r3, #16
 8009076:	77fb      	strb	r3, [r7, #31]
 8009078:	e0c0      	b.n	80091fc <UART_SetConfig+0x348>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a44      	ldr	r2, [pc, #272]	@ (8009190 <UART_SetConfig+0x2dc>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d125      	bne.n	80090d0 <UART_SetConfig+0x21c>
 8009084:	4b3e      	ldr	r3, [pc, #248]	@ (8009180 <UART_SetConfig+0x2cc>)
 8009086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800908a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800908e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009092:	d017      	beq.n	80090c4 <UART_SetConfig+0x210>
 8009094:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009098:	d817      	bhi.n	80090ca <UART_SetConfig+0x216>
 800909a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800909e:	d00b      	beq.n	80090b8 <UART_SetConfig+0x204>
 80090a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a4:	d811      	bhi.n	80090ca <UART_SetConfig+0x216>
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d003      	beq.n	80090b2 <UART_SetConfig+0x1fe>
 80090aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ae:	d006      	beq.n	80090be <UART_SetConfig+0x20a>
 80090b0:	e00b      	b.n	80090ca <UART_SetConfig+0x216>
 80090b2:	2300      	movs	r3, #0
 80090b4:	77fb      	strb	r3, [r7, #31]
 80090b6:	e0a1      	b.n	80091fc <UART_SetConfig+0x348>
 80090b8:	2302      	movs	r3, #2
 80090ba:	77fb      	strb	r3, [r7, #31]
 80090bc:	e09e      	b.n	80091fc <UART_SetConfig+0x348>
 80090be:	2304      	movs	r3, #4
 80090c0:	77fb      	strb	r3, [r7, #31]
 80090c2:	e09b      	b.n	80091fc <UART_SetConfig+0x348>
 80090c4:	2308      	movs	r3, #8
 80090c6:	77fb      	strb	r3, [r7, #31]
 80090c8:	e098      	b.n	80091fc <UART_SetConfig+0x348>
 80090ca:	2310      	movs	r3, #16
 80090cc:	77fb      	strb	r3, [r7, #31]
 80090ce:	e095      	b.n	80091fc <UART_SetConfig+0x348>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a2f      	ldr	r2, [pc, #188]	@ (8009194 <UART_SetConfig+0x2e0>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d125      	bne.n	8009126 <UART_SetConfig+0x272>
 80090da:	4b29      	ldr	r3, [pc, #164]	@ (8009180 <UART_SetConfig+0x2cc>)
 80090dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090e8:	d017      	beq.n	800911a <UART_SetConfig+0x266>
 80090ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090ee:	d817      	bhi.n	8009120 <UART_SetConfig+0x26c>
 80090f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090f4:	d00b      	beq.n	800910e <UART_SetConfig+0x25a>
 80090f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090fa:	d811      	bhi.n	8009120 <UART_SetConfig+0x26c>
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d003      	beq.n	8009108 <UART_SetConfig+0x254>
 8009100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009104:	d006      	beq.n	8009114 <UART_SetConfig+0x260>
 8009106:	e00b      	b.n	8009120 <UART_SetConfig+0x26c>
 8009108:	2301      	movs	r3, #1
 800910a:	77fb      	strb	r3, [r7, #31]
 800910c:	e076      	b.n	80091fc <UART_SetConfig+0x348>
 800910e:	2302      	movs	r3, #2
 8009110:	77fb      	strb	r3, [r7, #31]
 8009112:	e073      	b.n	80091fc <UART_SetConfig+0x348>
 8009114:	2304      	movs	r3, #4
 8009116:	77fb      	strb	r3, [r7, #31]
 8009118:	e070      	b.n	80091fc <UART_SetConfig+0x348>
 800911a:	2308      	movs	r3, #8
 800911c:	77fb      	strb	r3, [r7, #31]
 800911e:	e06d      	b.n	80091fc <UART_SetConfig+0x348>
 8009120:	2310      	movs	r3, #16
 8009122:	77fb      	strb	r3, [r7, #31]
 8009124:	e06a      	b.n	80091fc <UART_SetConfig+0x348>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a1b      	ldr	r2, [pc, #108]	@ (8009198 <UART_SetConfig+0x2e4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d138      	bne.n	80091a2 <UART_SetConfig+0x2ee>
 8009130:	4b13      	ldr	r3, [pc, #76]	@ (8009180 <UART_SetConfig+0x2cc>)
 8009132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009136:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800913a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800913e:	d017      	beq.n	8009170 <UART_SetConfig+0x2bc>
 8009140:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009144:	d82a      	bhi.n	800919c <UART_SetConfig+0x2e8>
 8009146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800914a:	d00b      	beq.n	8009164 <UART_SetConfig+0x2b0>
 800914c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009150:	d824      	bhi.n	800919c <UART_SetConfig+0x2e8>
 8009152:	2b00      	cmp	r3, #0
 8009154:	d003      	beq.n	800915e <UART_SetConfig+0x2aa>
 8009156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800915a:	d006      	beq.n	800916a <UART_SetConfig+0x2b6>
 800915c:	e01e      	b.n	800919c <UART_SetConfig+0x2e8>
 800915e:	2300      	movs	r3, #0
 8009160:	77fb      	strb	r3, [r7, #31]
 8009162:	e04b      	b.n	80091fc <UART_SetConfig+0x348>
 8009164:	2302      	movs	r3, #2
 8009166:	77fb      	strb	r3, [r7, #31]
 8009168:	e048      	b.n	80091fc <UART_SetConfig+0x348>
 800916a:	2304      	movs	r3, #4
 800916c:	77fb      	strb	r3, [r7, #31]
 800916e:	e045      	b.n	80091fc <UART_SetConfig+0x348>
 8009170:	2308      	movs	r3, #8
 8009172:	77fb      	strb	r3, [r7, #31]
 8009174:	e042      	b.n	80091fc <UART_SetConfig+0x348>
 8009176:	bf00      	nop
 8009178:	efff69f3 	.word	0xefff69f3
 800917c:	40011000 	.word	0x40011000
 8009180:	40023800 	.word	0x40023800
 8009184:	40004400 	.word	0x40004400
 8009188:	40004800 	.word	0x40004800
 800918c:	40004c00 	.word	0x40004c00
 8009190:	40005000 	.word	0x40005000
 8009194:	40011400 	.word	0x40011400
 8009198:	40007800 	.word	0x40007800
 800919c:	2310      	movs	r3, #16
 800919e:	77fb      	strb	r3, [r7, #31]
 80091a0:	e02c      	b.n	80091fc <UART_SetConfig+0x348>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a72      	ldr	r2, [pc, #456]	@ (8009370 <UART_SetConfig+0x4bc>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d125      	bne.n	80091f8 <UART_SetConfig+0x344>
 80091ac:	4b71      	ldr	r3, [pc, #452]	@ (8009374 <UART_SetConfig+0x4c0>)
 80091ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091b2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80091b6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80091ba:	d017      	beq.n	80091ec <UART_SetConfig+0x338>
 80091bc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80091c0:	d817      	bhi.n	80091f2 <UART_SetConfig+0x33e>
 80091c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c6:	d00b      	beq.n	80091e0 <UART_SetConfig+0x32c>
 80091c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091cc:	d811      	bhi.n	80091f2 <UART_SetConfig+0x33e>
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <UART_SetConfig+0x326>
 80091d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091d6:	d006      	beq.n	80091e6 <UART_SetConfig+0x332>
 80091d8:	e00b      	b.n	80091f2 <UART_SetConfig+0x33e>
 80091da:	2300      	movs	r3, #0
 80091dc:	77fb      	strb	r3, [r7, #31]
 80091de:	e00d      	b.n	80091fc <UART_SetConfig+0x348>
 80091e0:	2302      	movs	r3, #2
 80091e2:	77fb      	strb	r3, [r7, #31]
 80091e4:	e00a      	b.n	80091fc <UART_SetConfig+0x348>
 80091e6:	2304      	movs	r3, #4
 80091e8:	77fb      	strb	r3, [r7, #31]
 80091ea:	e007      	b.n	80091fc <UART_SetConfig+0x348>
 80091ec:	2308      	movs	r3, #8
 80091ee:	77fb      	strb	r3, [r7, #31]
 80091f0:	e004      	b.n	80091fc <UART_SetConfig+0x348>
 80091f2:	2310      	movs	r3, #16
 80091f4:	77fb      	strb	r3, [r7, #31]
 80091f6:	e001      	b.n	80091fc <UART_SetConfig+0x348>
 80091f8:	2310      	movs	r3, #16
 80091fa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	69db      	ldr	r3, [r3, #28]
 8009200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009204:	d15b      	bne.n	80092be <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009206:	7ffb      	ldrb	r3, [r7, #31]
 8009208:	2b08      	cmp	r3, #8
 800920a:	d828      	bhi.n	800925e <UART_SetConfig+0x3aa>
 800920c:	a201      	add	r2, pc, #4	@ (adr r2, 8009214 <UART_SetConfig+0x360>)
 800920e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009212:	bf00      	nop
 8009214:	08009239 	.word	0x08009239
 8009218:	08009241 	.word	0x08009241
 800921c:	08009249 	.word	0x08009249
 8009220:	0800925f 	.word	0x0800925f
 8009224:	0800924f 	.word	0x0800924f
 8009228:	0800925f 	.word	0x0800925f
 800922c:	0800925f 	.word	0x0800925f
 8009230:	0800925f 	.word	0x0800925f
 8009234:	08009257 	.word	0x08009257
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009238:	f7fd fa36 	bl	80066a8 <HAL_RCC_GetPCLK1Freq>
 800923c:	61b8      	str	r0, [r7, #24]
        break;
 800923e:	e013      	b.n	8009268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009240:	f7fd fa46 	bl	80066d0 <HAL_RCC_GetPCLK2Freq>
 8009244:	61b8      	str	r0, [r7, #24]
        break;
 8009246:	e00f      	b.n	8009268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009248:	4b4b      	ldr	r3, [pc, #300]	@ (8009378 <UART_SetConfig+0x4c4>)
 800924a:	61bb      	str	r3, [r7, #24]
        break;
 800924c:	e00c      	b.n	8009268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800924e:	f7fd f959 	bl	8006504 <HAL_RCC_GetSysClockFreq>
 8009252:	61b8      	str	r0, [r7, #24]
        break;
 8009254:	e008      	b.n	8009268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800925a:	61bb      	str	r3, [r7, #24]
        break;
 800925c:	e004      	b.n	8009268 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800925e:	2300      	movs	r3, #0
 8009260:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	77bb      	strb	r3, [r7, #30]
        break;
 8009266:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009268:	69bb      	ldr	r3, [r7, #24]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d074      	beq.n	8009358 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	005a      	lsls	r2, r3, #1
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	085b      	lsrs	r3, r3, #1
 8009278:	441a      	add	r2, r3
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009282:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	2b0f      	cmp	r3, #15
 8009288:	d916      	bls.n	80092b8 <UART_SetConfig+0x404>
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009290:	d212      	bcs.n	80092b8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	b29b      	uxth	r3, r3
 8009296:	f023 030f 	bic.w	r3, r3, #15
 800929a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	085b      	lsrs	r3, r3, #1
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	f003 0307 	and.w	r3, r3, #7
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	89fb      	ldrh	r3, [r7, #14]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	89fa      	ldrh	r2, [r7, #14]
 80092b4:	60da      	str	r2, [r3, #12]
 80092b6:	e04f      	b.n	8009358 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	77bb      	strb	r3, [r7, #30]
 80092bc:	e04c      	b.n	8009358 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092be:	7ffb      	ldrb	r3, [r7, #31]
 80092c0:	2b08      	cmp	r3, #8
 80092c2:	d828      	bhi.n	8009316 <UART_SetConfig+0x462>
 80092c4:	a201      	add	r2, pc, #4	@ (adr r2, 80092cc <UART_SetConfig+0x418>)
 80092c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ca:	bf00      	nop
 80092cc:	080092f1 	.word	0x080092f1
 80092d0:	080092f9 	.word	0x080092f9
 80092d4:	08009301 	.word	0x08009301
 80092d8:	08009317 	.word	0x08009317
 80092dc:	08009307 	.word	0x08009307
 80092e0:	08009317 	.word	0x08009317
 80092e4:	08009317 	.word	0x08009317
 80092e8:	08009317 	.word	0x08009317
 80092ec:	0800930f 	.word	0x0800930f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092f0:	f7fd f9da 	bl	80066a8 <HAL_RCC_GetPCLK1Freq>
 80092f4:	61b8      	str	r0, [r7, #24]
        break;
 80092f6:	e013      	b.n	8009320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092f8:	f7fd f9ea 	bl	80066d0 <HAL_RCC_GetPCLK2Freq>
 80092fc:	61b8      	str	r0, [r7, #24]
        break;
 80092fe:	e00f      	b.n	8009320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009300:	4b1d      	ldr	r3, [pc, #116]	@ (8009378 <UART_SetConfig+0x4c4>)
 8009302:	61bb      	str	r3, [r7, #24]
        break;
 8009304:	e00c      	b.n	8009320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009306:	f7fd f8fd 	bl	8006504 <HAL_RCC_GetSysClockFreq>
 800930a:	61b8      	str	r0, [r7, #24]
        break;
 800930c:	e008      	b.n	8009320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800930e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009312:	61bb      	str	r3, [r7, #24]
        break;
 8009314:	e004      	b.n	8009320 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009316:	2300      	movs	r3, #0
 8009318:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	77bb      	strb	r3, [r7, #30]
        break;
 800931e:	bf00      	nop
    }

    if (pclk != 0U)
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d018      	beq.n	8009358 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	085a      	lsrs	r2, r3, #1
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	441a      	add	r2, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	fbb2 f3f3 	udiv	r3, r2, r3
 8009338:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	2b0f      	cmp	r3, #15
 800933e:	d909      	bls.n	8009354 <UART_SetConfig+0x4a0>
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009346:	d205      	bcs.n	8009354 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	b29a      	uxth	r2, r3
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	60da      	str	r2, [r3, #12]
 8009352:	e001      	b.n	8009358 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009364:	7fbb      	ldrb	r3, [r7, #30]
}
 8009366:	4618      	mov	r0, r3
 8009368:	3720      	adds	r7, #32
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	40007c00 	.word	0x40007c00
 8009374:	40023800 	.word	0x40023800
 8009378:	00f42400 	.word	0x00f42400

0800937c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009388:	f003 0308 	and.w	r3, r3, #8
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00a      	beq.n	80093a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	430a      	orrs	r2, r1
 80093a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093aa:	f003 0301 	and.w	r3, r3, #1
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00a      	beq.n	80093c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	430a      	orrs	r2, r1
 80093c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093cc:	f003 0302 	and.w	r3, r3, #2
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d00a      	beq.n	80093ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	430a      	orrs	r2, r1
 80093e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ee:	f003 0304 	and.w	r3, r3, #4
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00a      	beq.n	800940c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	430a      	orrs	r2, r1
 800940a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009410:	f003 0310 	and.w	r3, r3, #16
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00a      	beq.n	800942e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009432:	f003 0320 	and.w	r3, r3, #32
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00a      	beq.n	8009450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	430a      	orrs	r2, r1
 800944e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009458:	2b00      	cmp	r3, #0
 800945a:	d01a      	beq.n	8009492 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	430a      	orrs	r2, r1
 8009470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800947a:	d10a      	bne.n	8009492 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	430a      	orrs	r2, r1
 8009490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00a      	beq.n	80094b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	430a      	orrs	r2, r1
 80094b2:	605a      	str	r2, [r3, #4]
  }
}
 80094b4:	bf00      	nop
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b08c      	sub	sp, #48	@ 0x30
 80094c4:	af02      	add	r7, sp, #8
 80094c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094d0:	f7fa fd88 	bl	8003fe4 <HAL_GetTick>
 80094d4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f003 0308 	and.w	r3, r3, #8
 80094e0:	2b08      	cmp	r3, #8
 80094e2:	d12e      	bne.n	8009542 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ec:	2200      	movs	r2, #0
 80094ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 f83b 	bl	800956e <UART_WaitOnFlagUntilTimeout>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d021      	beq.n	8009542 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	60fb      	str	r3, [r7, #12]
   return(result);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009512:	623b      	str	r3, [r7, #32]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	461a      	mov	r2, r3
 800951a:	6a3b      	ldr	r3, [r7, #32]
 800951c:	61fb      	str	r3, [r7, #28]
 800951e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	69b9      	ldr	r1, [r7, #24]
 8009522:	69fa      	ldr	r2, [r7, #28]
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	617b      	str	r3, [r7, #20]
   return(result);
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e6      	bne.n	80094fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2220      	movs	r2, #32
 8009534:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e011      	b.n	8009566 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2220      	movs	r2, #32
 8009546:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2220      	movs	r2, #32
 800954c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3728      	adds	r7, #40	@ 0x28
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b084      	sub	sp, #16
 8009572:	af00      	add	r7, sp, #0
 8009574:	60f8      	str	r0, [r7, #12]
 8009576:	60b9      	str	r1, [r7, #8]
 8009578:	603b      	str	r3, [r7, #0]
 800957a:	4613      	mov	r3, r2
 800957c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800957e:	e04f      	b.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009586:	d04b      	beq.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009588:	f7fa fd2c 	bl	8003fe4 <HAL_GetTick>
 800958c:	4602      	mov	r2, r0
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	69ba      	ldr	r2, [r7, #24]
 8009594:	429a      	cmp	r2, r3
 8009596:	d302      	bcc.n	800959e <UART_WaitOnFlagUntilTimeout+0x30>
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d101      	bne.n	80095a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800959e:	2303      	movs	r3, #3
 80095a0:	e04e      	b.n	8009640 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0304 	and.w	r3, r3, #4
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d037      	beq.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2b80      	cmp	r3, #128	@ 0x80
 80095b4:	d034      	beq.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	2b40      	cmp	r3, #64	@ 0x40
 80095ba:	d031      	beq.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	69db      	ldr	r3, [r3, #28]
 80095c2:	f003 0308 	and.w	r3, r3, #8
 80095c6:	2b08      	cmp	r3, #8
 80095c8:	d110      	bne.n	80095ec <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2208      	movs	r2, #8
 80095d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 f838 	bl	8009648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2208      	movs	r2, #8
 80095dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80095e8:	2301      	movs	r3, #1
 80095ea:	e029      	b.n	8009640 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095fa:	d111      	bne.n	8009620 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009604:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 f81e 	bl	8009648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2220      	movs	r2, #32
 8009610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e00f      	b.n	8009640 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	69da      	ldr	r2, [r3, #28]
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	4013      	ands	r3, r2
 800962a:	68ba      	ldr	r2, [r7, #8]
 800962c:	429a      	cmp	r2, r3
 800962e:	bf0c      	ite	eq
 8009630:	2301      	moveq	r3, #1
 8009632:	2300      	movne	r3, #0
 8009634:	b2db      	uxtb	r3, r3
 8009636:	461a      	mov	r2, r3
 8009638:	79fb      	ldrb	r3, [r7, #7]
 800963a:	429a      	cmp	r2, r3
 800963c:	d0a0      	beq.n	8009580 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800963e:	2300      	movs	r3, #0
}
 8009640:	4618      	mov	r0, r3
 8009642:	3710      	adds	r7, #16
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009648:	b480      	push	{r7}
 800964a:	b095      	sub	sp, #84	@ 0x54
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800965e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009664:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	461a      	mov	r2, r3
 800966c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009670:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800967c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e6      	bne.n	8009650 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3308      	adds	r3, #8
 8009688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	61fb      	str	r3, [r7, #28]
   return(result);
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	f023 0301 	bic.w	r3, r3, #1
 8009698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3308      	adds	r3, #8
 80096a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096aa:	e841 2300 	strex	r3, r2, [r1]
 80096ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1e5      	bne.n	8009682 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d118      	bne.n	80096f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	e853 3f00 	ldrex	r3, [r3]
 80096ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	f023 0310 	bic.w	r3, r3, #16
 80096d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	461a      	mov	r2, r3
 80096da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096dc:	61bb      	str	r3, [r7, #24]
 80096de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e0:	6979      	ldr	r1, [r7, #20]
 80096e2:	69ba      	ldr	r2, [r7, #24]
 80096e4:	e841 2300 	strex	r3, r2, [r1]
 80096e8:	613b      	str	r3, [r7, #16]
   return(result);
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1e6      	bne.n	80096be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009704:	bf00      	nop
 8009706:	3754      	adds	r7, #84	@ 0x54
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009710:	b084      	sub	sp, #16
 8009712:	b480      	push	{r7}
 8009714:	b085      	sub	sp, #20
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	f107 001c 	add.w	r0, r7, #28
 800971e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009722:	2300      	movs	r3, #0
 8009724:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009726:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009728:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800972a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800972c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800972e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009732:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009736:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800973a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800973c:	68fa      	ldr	r2, [r7, #12]
 800973e:	4313      	orrs	r3, r2
 8009740:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	4b07      	ldr	r3, [pc, #28]	@ (8009764 <SDMMC_Init+0x54>)
 8009748:	4013      	ands	r3, r2
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	431a      	orrs	r2, r3
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009752:	2300      	movs	r3, #0
}
 8009754:	4618      	mov	r0, r3
 8009756:	3714      	adds	r7, #20
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	b004      	add	sp, #16
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	ffff8100 	.word	0xffff8100

08009768 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009776:	4618      	mov	r0, r3
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8009782:	b480      	push	{r7}
 8009784:	b083      	sub	sp, #12
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009796:	2300      	movs	r3, #0
}
 8009798:	4618      	mov	r0, r3
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2203      	movs	r2, #3
 80097b0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	370c      	adds	r7, #12
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f003 0303 	and.w	r3, r3, #3
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80097dc:	b480      	push	{r7}
 80097de:	b085      	sub	sp, #20
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80097e6:	2300      	movs	r3, #0
 80097e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80097fa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009800:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009806:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	68da      	ldr	r2, [r3, #12]
 8009812:	4b06      	ldr	r3, [pc, #24]	@ (800982c <SDMMC_SendCommand+0x50>)
 8009814:	4013      	ands	r3, r2
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	431a      	orrs	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr
 800982c:	fffff000 	.word	0xfffff000

08009830 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	b2db      	uxtb	r3, r3
}
 800983e:	4618      	mov	r0, r3
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr

0800984a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800984a:	b480      	push	{r7}
 800984c:	b085      	sub	sp, #20
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
 8009852:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	3314      	adds	r3, #20
 8009858:	461a      	mov	r2, r3
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	4413      	add	r3, r2
 800985e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
}  
 8009864:	4618      	mov	r0, r3
 8009866:	3714      	adds	r7, #20
 8009868:	46bd      	mov	sp, r7
 800986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986e:	4770      	bx	lr

08009870 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800987a:	2300      	movs	r3, #0
 800987c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009896:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800989c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80098a2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80098a4:	68fa      	ldr	r2, [r7, #12]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ae:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	431a      	orrs	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80098ba:	2300      	movs	r3, #0

}
 80098bc:	4618      	mov	r0, r3
 80098be:	3714      	adds	r7, #20
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b088      	sub	sp, #32
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80098d6:	2310      	movs	r3, #16
 80098d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80098da:	2340      	movs	r3, #64	@ 0x40
 80098dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80098de:	2300      	movs	r3, #0
 80098e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80098e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80098e8:	f107 0308 	add.w	r3, r7, #8
 80098ec:	4619      	mov	r1, r3
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f7ff ff74 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80098f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098f8:	2110      	movs	r1, #16
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 f9d6 	bl	8009cac <SDMMC_GetCmdResp1>
 8009900:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009902:	69fb      	ldr	r3, [r7, #28]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3720      	adds	r7, #32
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800991a:	2311      	movs	r3, #17
 800991c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800991e:	2340      	movs	r3, #64	@ 0x40
 8009920:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009922:	2300      	movs	r3, #0
 8009924:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009926:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800992a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800992c:	f107 0308 	add.w	r3, r7, #8
 8009930:	4619      	mov	r1, r3
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f7ff ff52 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800993c:	2111      	movs	r1, #17
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 f9b4 	bl	8009cac <SDMMC_GetCmdResp1>
 8009944:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009946:	69fb      	ldr	r3, [r7, #28]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3720      	adds	r7, #32
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b088      	sub	sp, #32
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800995e:	2312      	movs	r3, #18
 8009960:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009962:	2340      	movs	r3, #64	@ 0x40
 8009964:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009966:	2300      	movs	r3, #0
 8009968:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800996a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800996e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009970:	f107 0308 	add.w	r3, r7, #8
 8009974:	4619      	mov	r1, r3
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f7ff ff30 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800997c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009980:	2112      	movs	r1, #18
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f992 	bl	8009cac <SDMMC_GetCmdResp1>
 8009988:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800998a:	69fb      	ldr	r3, [r7, #28]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3720      	adds	r7, #32
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b088      	sub	sp, #32
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80099a2:	2318      	movs	r3, #24
 80099a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099a6:	2340      	movs	r3, #64	@ 0x40
 80099a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099aa:	2300      	movs	r3, #0
 80099ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099b4:	f107 0308 	add.w	r3, r7, #8
 80099b8:	4619      	mov	r1, r3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f7ff ff0e 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80099c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099c4:	2118      	movs	r1, #24
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 f970 	bl	8009cac <SDMMC_GetCmdResp1>
 80099cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099ce:	69fb      	ldr	r3, [r7, #28]
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3720      	adds	r7, #32
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b088      	sub	sp, #32
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80099e6:	2319      	movs	r3, #25
 80099e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099ea:	2340      	movs	r3, #64	@ 0x40
 80099ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099ee:	2300      	movs	r3, #0
 80099f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099f8:	f107 0308 	add.w	r3, r7, #8
 80099fc:	4619      	mov	r1, r3
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7ff feec 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a08:	2119      	movs	r1, #25
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f94e 	bl	8009cac <SDMMC_GetCmdResp1>
 8009a10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a12:	69fb      	ldr	r3, [r7, #28]
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3720      	adds	r7, #32
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b088      	sub	sp, #32
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009a24:	2300      	movs	r3, #0
 8009a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009a28:	230c      	movs	r3, #12
 8009a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a2c:	2340      	movs	r3, #64	@ 0x40
 8009a2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a30:	2300      	movs	r3, #0
 8009a32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a3a:	f107 0308 	add.w	r3, r7, #8
 8009a3e:	4619      	mov	r1, r3
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f7ff fecb 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8009a46:	4a05      	ldr	r2, [pc, #20]	@ (8009a5c <SDMMC_CmdStopTransfer+0x40>)
 8009a48:	210c      	movs	r1, #12
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f92e 	bl	8009cac <SDMMC_GetCmdResp1>
 8009a50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a52:	69fb      	ldr	r3, [r7, #28]
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3720      	adds	r7, #32
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}
 8009a5c:	05f5e100 	.word	0x05f5e100

08009a60 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b08a      	sub	sp, #40	@ 0x28
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009a70:	2307      	movs	r3, #7
 8009a72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a74:	2340      	movs	r3, #64	@ 0x40
 8009a76:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a80:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a82:	f107 0310 	add.w	r3, r7, #16
 8009a86:	4619      	mov	r1, r3
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f7ff fea7 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009a8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a92:	2107      	movs	r1, #7
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f000 f909 	bl	8009cac <SDMMC_GetCmdResp1>
 8009a9a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3728      	adds	r7, #40	@ 0x28
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b088      	sub	sp, #32
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009aba:	2300      	movs	r3, #0
 8009abc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009abe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ac2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ac4:	f107 0308 	add.w	r3, r7, #8
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f7ff fe86 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fb23 	bl	800a11c <SDMMC_GetCmdError>
 8009ad6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ad8:	69fb      	ldr	r3, [r7, #28]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3720      	adds	r7, #32
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b088      	sub	sp, #32
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009aea:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009aee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009af0:	2308      	movs	r3, #8
 8009af2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009af4:	2340      	movs	r3, #64	@ 0x40
 8009af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009af8:	2300      	movs	r3, #0
 8009afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009afc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b00:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b02:	f107 0308 	add.w	r3, r7, #8
 8009b06:	4619      	mov	r1, r3
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f7ff fe67 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 fab6 	bl	800a080 <SDMMC_GetCmdResp7>
 8009b14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b16:	69fb      	ldr	r3, [r7, #28]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3720      	adds	r7, #32
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b088      	sub	sp, #32
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009b2e:	2337      	movs	r3, #55	@ 0x37
 8009b30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b32:	2340      	movs	r3, #64	@ 0x40
 8009b34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b36:	2300      	movs	r3, #0
 8009b38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b40:	f107 0308 	add.w	r3, r7, #8
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7ff fe48 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b50:	2137      	movs	r1, #55	@ 0x37
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 f8aa 	bl	8009cac <SDMMC_GetCmdResp1>
 8009b58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b5a:	69fb      	ldr	r3, [r7, #28]
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3720      	adds	r7, #32
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b088      	sub	sp, #32
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	4b0d      	ldr	r3, [pc, #52]	@ (8009ba8 <SDMMC_CmdAppOperCommand+0x44>)
 8009b72:	4313      	orrs	r3, r2
 8009b74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009b76:	2329      	movs	r3, #41	@ 0x29
 8009b78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b7a:	2340      	movs	r3, #64	@ 0x40
 8009b7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b88:	f107 0308 	add.w	r3, r7, #8
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f7ff fe24 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f9bf 	bl	8009f18 <SDMMC_GetCmdResp3>
 8009b9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b9c:	69fb      	ldr	r3, [r7, #28]
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3720      	adds	r7, #32
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	80100000 	.word	0x80100000

08009bac <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b088      	sub	sp, #32
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009bb8:	2302      	movs	r3, #2
 8009bba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009bbc:	23c0      	movs	r3, #192	@ 0xc0
 8009bbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bc8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bca:	f107 0308 	add.w	r3, r7, #8
 8009bce:	4619      	mov	r1, r3
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f7ff fe03 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 f956 	bl	8009e88 <SDMMC_GetCmdResp2>
 8009bdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bde:	69fb      	ldr	r3, [r7, #28]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3720      	adds	r7, #32
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b088      	sub	sp, #32
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009bf6:	2309      	movs	r3, #9
 8009bf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009bfa:	23c0      	movs	r3, #192	@ 0xc0
 8009bfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c08:	f107 0308 	add.w	r3, r7, #8
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f7ff fde4 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f937 	bl	8009e88 <SDMMC_GetCmdResp2>
 8009c1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c1c:	69fb      	ldr	r3, [r7, #28]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3720      	adds	r7, #32
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b088      	sub	sp, #32
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
 8009c2e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009c30:	2300      	movs	r3, #0
 8009c32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009c34:	2303      	movs	r3, #3
 8009c36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c38:	2340      	movs	r3, #64	@ 0x40
 8009c3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c44:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c46:	f107 0308 	add.w	r3, r7, #8
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f7ff fdc5 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009c52:	683a      	ldr	r2, [r7, #0]
 8009c54:	2103      	movs	r1, #3
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f99c 	bl	8009f94 <SDMMC_GetCmdResp6>
 8009c5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c5e:	69fb      	ldr	r3, [r7, #28]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3720      	adds	r7, #32
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b088      	sub	sp, #32
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
 8009c70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009c76:	230d      	movs	r3, #13
 8009c78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c7a:	2340      	movs	r3, #64	@ 0x40
 8009c7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c88:	f107 0308 	add.w	r3, r7, #8
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f7ff fda4 	bl	80097dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8009c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c98:	210d      	movs	r1, #13
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 f806 	bl	8009cac <SDMMC_GetCmdResp1>
 8009ca0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ca2:	69fb      	ldr	r3, [r7, #28]
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3720      	adds	r7, #32
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b088      	sub	sp, #32
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	607a      	str	r2, [r7, #4]
 8009cb8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009cba:	4b70      	ldr	r3, [pc, #448]	@ (8009e7c <SDMMC_GetCmdResp1+0x1d0>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a70      	ldr	r2, [pc, #448]	@ (8009e80 <SDMMC_GetCmdResp1+0x1d4>)
 8009cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc4:	0a5a      	lsrs	r2, r3, #9
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	fb02 f303 	mul.w	r3, r2, r3
 8009ccc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	1e5a      	subs	r2, r3, #1
 8009cd2:	61fa      	str	r2, [r7, #28]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d102      	bne.n	8009cde <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009cd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009cdc:	e0c9      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ce2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ce4:	69bb      	ldr	r3, [r7, #24]
 8009ce6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d0ef      	beq.n	8009cce <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1ea      	bne.n	8009cce <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cfc:	f003 0304 	and.w	r3, r3, #4
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d004      	beq.n	8009d0e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2204      	movs	r2, #4
 8009d08:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009d0a:	2304      	movs	r3, #4
 8009d0c:	e0b1      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d12:	f003 0301 	and.w	r3, r3, #1
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d004      	beq.n	8009d24 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d20:	2301      	movs	r3, #1
 8009d22:	e0a6      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	22c5      	movs	r2, #197	@ 0xc5
 8009d28:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f7ff fd80 	bl	8009830 <SDMMC_GetCommandResponse>
 8009d30:	4603      	mov	r3, r0
 8009d32:	461a      	mov	r2, r3
 8009d34:	7afb      	ldrb	r3, [r7, #11]
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d001      	beq.n	8009d3e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	e099      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009d3e:	2100      	movs	r1, #0
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f7ff fd82 	bl	800984a <SDMMC_GetResponse>
 8009d46:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8009e84 <SDMMC_GetCmdResp1+0x1d8>)
 8009d4c:	4013      	ands	r3, r2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d101      	bne.n	8009d56 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009d52:	2300      	movs	r3, #0
 8009d54:	e08d      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	da02      	bge.n	8009d62 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009d5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d60:	e087      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d001      	beq.n	8009d70 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009d6c:	2340      	movs	r3, #64	@ 0x40
 8009d6e:	e080      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009d7a:	2380      	movs	r3, #128	@ 0x80
 8009d7c:	e079      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d002      	beq.n	8009d8e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009d88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d8c:	e071      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d002      	beq.n	8009d9e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009d98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d9c:	e069      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d002      	beq.n	8009dae <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009da8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dac:	e061      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009db8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009dbc:	e059      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009dbe:	697b      	ldr	r3, [r7, #20]
 8009dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d002      	beq.n	8009dce <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009dc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009dcc:	e051      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d002      	beq.n	8009dde <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009dd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ddc:	e049      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d002      	beq.n	8009dee <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009de8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009dec:	e041      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dfc:	e039      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d002      	beq.n	8009e0e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009e08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009e0c:	e031      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d002      	beq.n	8009e1e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009e18:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009e1c:	e029      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d002      	beq.n	8009e2e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009e28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009e2c:	e021      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009e38:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009e3c:	e019      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d002      	beq.n	8009e4e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009e48:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009e4c:	e011      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d002      	beq.n	8009e5e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009e58:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009e5c:	e009      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	f003 0308 	and.w	r3, r3, #8
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009e68:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8009e6c:	e001      	b.n	8009e72 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009e6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3720      	adds	r7, #32
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	20000000 	.word	0x20000000
 8009e80:	10624dd3 	.word	0x10624dd3
 8009e84:	fdffe008 	.word	0xfdffe008

08009e88 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e90:	4b1f      	ldr	r3, [pc, #124]	@ (8009f10 <SDMMC_GetCmdResp2+0x88>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a1f      	ldr	r2, [pc, #124]	@ (8009f14 <SDMMC_GetCmdResp2+0x8c>)
 8009e96:	fba2 2303 	umull	r2, r3, r2, r3
 8009e9a:	0a5b      	lsrs	r3, r3, #9
 8009e9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ea0:	fb02 f303 	mul.w	r3, r2, r3
 8009ea4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	1e5a      	subs	r2, r3, #1
 8009eaa:	60fa      	str	r2, [r7, #12]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d102      	bne.n	8009eb6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009eb0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009eb4:	e026      	b.n	8009f04 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d0ef      	beq.n	8009ea6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1ea      	bne.n	8009ea6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ed4:	f003 0304 	and.w	r3, r3, #4
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d004      	beq.n	8009ee6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2204      	movs	r2, #4
 8009ee0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ee2:	2304      	movs	r3, #4
 8009ee4:	e00e      	b.n	8009f04 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eea:	f003 0301 	and.w	r3, r3, #1
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d004      	beq.n	8009efc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e003      	b.n	8009f04 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	22c5      	movs	r2, #197	@ 0xc5
 8009f00:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3714      	adds	r7, #20
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	20000000 	.word	0x20000000
 8009f14:	10624dd3 	.word	0x10624dd3

08009f18 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f20:	4b1a      	ldr	r3, [pc, #104]	@ (8009f8c <SDMMC_GetCmdResp3+0x74>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a1a      	ldr	r2, [pc, #104]	@ (8009f90 <SDMMC_GetCmdResp3+0x78>)
 8009f26:	fba2 2303 	umull	r2, r3, r2, r3
 8009f2a:	0a5b      	lsrs	r3, r3, #9
 8009f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f30:	fb02 f303 	mul.w	r3, r2, r3
 8009f34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	1e5a      	subs	r2, r3, #1
 8009f3a:	60fa      	str	r2, [r7, #12]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d102      	bne.n	8009f46 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009f44:	e01b      	b.n	8009f7e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f4a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0ef      	beq.n	8009f36 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1ea      	bne.n	8009f36 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f64:	f003 0304 	and.w	r3, r3, #4
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d004      	beq.n	8009f76 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2204      	movs	r2, #4
 8009f70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f72:	2304      	movs	r3, #4
 8009f74:	e003      	b.n	8009f7e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	22c5      	movs	r2, #197	@ 0xc5
 8009f7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3714      	adds	r7, #20
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	20000000 	.word	0x20000000
 8009f90:	10624dd3 	.word	0x10624dd3

08009f94 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b088      	sub	sp, #32
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	607a      	str	r2, [r7, #4]
 8009fa0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fa2:	4b35      	ldr	r3, [pc, #212]	@ (800a078 <SDMMC_GetCmdResp6+0xe4>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a35      	ldr	r2, [pc, #212]	@ (800a07c <SDMMC_GetCmdResp6+0xe8>)
 8009fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8009fac:	0a5b      	lsrs	r3, r3, #9
 8009fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fb2:	fb02 f303 	mul.w	r3, r2, r3
 8009fb6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009fb8:	69fb      	ldr	r3, [r7, #28]
 8009fba:	1e5a      	subs	r2, r3, #1
 8009fbc:	61fa      	str	r2, [r7, #28]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d102      	bne.n	8009fc8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009fc2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009fc6:	e052      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fcc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0ef      	beq.n	8009fb8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1ea      	bne.n	8009fb8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fe6:	f003 0304 	and.w	r3, r3, #4
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d004      	beq.n	8009ff8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2204      	movs	r2, #4
 8009ff2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ff4:	2304      	movs	r3, #4
 8009ff6:	e03a      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ffc:	f003 0301 	and.w	r3, r3, #1
 800a000:	2b00      	cmp	r3, #0
 800a002:	d004      	beq.n	800a00e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2201      	movs	r2, #1
 800a008:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a00a:	2301      	movs	r3, #1
 800a00c:	e02f      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a00e:	68f8      	ldr	r0, [r7, #12]
 800a010:	f7ff fc0e 	bl	8009830 <SDMMC_GetCommandResponse>
 800a014:	4603      	mov	r3, r0
 800a016:	461a      	mov	r2, r3
 800a018:	7afb      	ldrb	r3, [r7, #11]
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d001      	beq.n	800a022 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a01e:	2301      	movs	r3, #1
 800a020:	e025      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	22c5      	movs	r2, #197	@ 0xc5
 800a026:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a028:	2100      	movs	r1, #0
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	f7ff fc0d 	bl	800984a <SDMMC_GetResponse>
 800a030:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d106      	bne.n	800a04a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	0c1b      	lsrs	r3, r3, #16
 800a040:	b29a      	uxth	r2, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a046:	2300      	movs	r3, #0
 800a048:	e011      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a050:	2b00      	cmp	r3, #0
 800a052:	d002      	beq.n	800a05a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a054:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a058:	e009      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a068:	e001      	b.n	800a06e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a06a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3720      	adds	r7, #32
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	20000000 	.word	0x20000000
 800a07c:	10624dd3 	.word	0x10624dd3

0800a080 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a080:	b480      	push	{r7}
 800a082:	b085      	sub	sp, #20
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a088:	4b22      	ldr	r3, [pc, #136]	@ (800a114 <SDMMC_GetCmdResp7+0x94>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a22      	ldr	r2, [pc, #136]	@ (800a118 <SDMMC_GetCmdResp7+0x98>)
 800a08e:	fba2 2303 	umull	r2, r3, r2, r3
 800a092:	0a5b      	lsrs	r3, r3, #9
 800a094:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a098:	fb02 f303 	mul.w	r3, r2, r3
 800a09c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	1e5a      	subs	r2, r3, #1
 800a0a2:	60fa      	str	r2, [r7, #12]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d102      	bne.n	800a0ae <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a0ac:	e02c      	b.n	800a108 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d0ef      	beq.n	800a09e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d1ea      	bne.n	800a09e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0cc:	f003 0304 	and.w	r3, r3, #4
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d004      	beq.n	800a0de <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2204      	movs	r2, #4
 800a0d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a0da:	2304      	movs	r3, #4
 800a0dc:	e014      	b.n	800a108 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0e2:	f003 0301 	and.w	r3, r3, #1
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d004      	beq.n	800a0f4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	e009      	b.n	800a108 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d002      	beq.n	800a106 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2240      	movs	r2, #64	@ 0x40
 800a104:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a106:	2300      	movs	r3, #0
  
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3714      	adds	r7, #20
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr
 800a114:	20000000 	.word	0x20000000
 800a118:	10624dd3 	.word	0x10624dd3

0800a11c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a11c:	b480      	push	{r7}
 800a11e:	b085      	sub	sp, #20
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a124:	4b11      	ldr	r3, [pc, #68]	@ (800a16c <SDMMC_GetCmdError+0x50>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a11      	ldr	r2, [pc, #68]	@ (800a170 <SDMMC_GetCmdError+0x54>)
 800a12a:	fba2 2303 	umull	r2, r3, r2, r3
 800a12e:	0a5b      	lsrs	r3, r3, #9
 800a130:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a134:	fb02 f303 	mul.w	r3, r2, r3
 800a138:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	1e5a      	subs	r2, r3, #1
 800a13e:	60fa      	str	r2, [r7, #12]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d102      	bne.n	800a14a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a144:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a148:	e009      	b.n	800a15e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a14e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a152:	2b00      	cmp	r3, #0
 800a154:	d0f1      	beq.n	800a13a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	22c5      	movs	r2, #197	@ 0xc5
 800a15a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	20000000 	.word	0x20000000
 800a170:	10624dd3 	.word	0x10624dd3

0800a174 <AUDIO_REC_Start>:
  * @brief  Starts Audio streaming.    
  * @param  None
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_REC_Start(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b090      	sub	sp, #64	@ 0x40
 800a178:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800a17a:	2300      	movs	r3, #0
 800a17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t str[FILEMGR_FILE_NAME_SIZE + 20];

  uwVolume = 100;
 800a17e:	4b33      	ldr	r3, [pc, #204]	@ (800a24c <AUDIO_REC_Start+0xd8>)
 800a180:	2264      	movs	r2, #100	@ 0x64
 800a182:	601a      	str	r2, [r3, #0]

  /* Create a new file system */
  if (f_mount(&SDFatFS, (TCHAR const*) SDPath, 0) != FR_OK) {
 800a184:	2200      	movs	r2, #0
 800a186:	4932      	ldr	r1, [pc, #200]	@ (800a250 <AUDIO_REC_Start+0xdc>)
 800a188:	4832      	ldr	r0, [pc, #200]	@ (800a254 <AUDIO_REC_Start+0xe0>)
 800a18a:	f002 faef 	bl	800c76c <f_mount>
 800a18e:	4603      	mov	r3, r0
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <AUDIO_REC_Start+0x26>
    	Error_Handler(); /* FatFs Initialization Error */
 800a194:	f7f7 f9a2 	bl	80014dc <Error_Handler>
 800a198:	e052      	b.n	800a240 <AUDIO_REC_Start+0xcc>
  } else {
	  printf("SD card mounted\r\n");
 800a19a:	482f      	ldr	r0, [pc, #188]	@ (800a258 <AUDIO_REC_Start+0xe4>)
 800a19c:	f004 fb14 	bl	800e7c8 <puts>
		  	  sizeof(workBuffer)) != FR_OK) {
		  Error_Handler(); / * FatFs Format Error */
//	  } else {
//	  */

	  printf("WAV file created\r\n");
 800a1a0:	482e      	ldr	r0, [pc, #184]	@ (800a25c <AUDIO_REC_Start+0xe8>)
 800a1a2:	f004 fb11 	bl	800e7c8 <puts>
	  if(f_open(&WavFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 800a1a6:	220a      	movs	r2, #10
 800a1a8:	492d      	ldr	r1, [pc, #180]	@ (800a260 <AUDIO_REC_Start+0xec>)
 800a1aa:	482e      	ldr	r0, [pc, #184]	@ (800a264 <AUDIO_REC_Start+0xf0>)
 800a1ac:	f002 fb24 	bl	800c7f8 <f_open>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d144      	bne.n	800a240 <AUDIO_REC_Start+0xcc>
	  {
		/* Initialize header file */
		WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 800a1b6:	492c      	ldr	r1, [pc, #176]	@ (800a268 <AUDIO_REC_Start+0xf4>)
 800a1b8:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800a1bc:	f000 f9c8 	bl	800a550 <WavProcess_EncInit>

		/* Write header file */
		if(f_write(&WavFile, pHeaderBuff, 44, (void*)&byteswritten) == FR_OK)
 800a1c0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800a1c4:	222c      	movs	r2, #44	@ 0x2c
 800a1c6:	4928      	ldr	r1, [pc, #160]	@ (800a268 <AUDIO_REC_Start+0xf4>)
 800a1c8:	4826      	ldr	r0, [pc, #152]	@ (800a264 <AUDIO_REC_Start+0xf0>)
 800a1ca:	f002 fccf 	bl	800cb6c <f_write>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d135      	bne.n	800a240 <AUDIO_REC_Start+0xcc>
		{
		  printf("State : ready to record\r\n");
 800a1d4:	4825      	ldr	r0, [pc, #148]	@ (800a26c <AUDIO_REC_Start+0xf8>)
 800a1d6:	f004 faf7 	bl	800e7c8 <puts>
		  AudioState = AUDIO_STATE_RECORD;
 800a1da:	4b25      	ldr	r3, [pc, #148]	@ (800a270 <AUDIO_REC_Start+0xfc>)
 800a1dc:	2205      	movs	r2, #5
 800a1de:	701a      	strb	r2, [r3, #0]

			if(byteswritten != 0)
 800a1e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d02c      	beq.n	800a240 <AUDIO_REC_Start+0xcc>
			{
			  BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR);
 800a1e6:	2202      	movs	r2, #2
 800a1e8:	2110      	movs	r1, #16
 800a1ea:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800a1ee:	f7f9 fc55 	bl	8003a9c <BSP_AUDIO_IN_Init>
			  printf("Recording config initialized\r\n");
 800a1f2:	4820      	ldr	r0, [pc, #128]	@ (800a274 <AUDIO_REC_Start+0x100>)
 800a1f4:	f004 fae8 	bl	800e7c8 <puts>
			  BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 800a1f8:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 800a1fc:	481e      	ldr	r0, [pc, #120]	@ (800a278 <AUDIO_REC_Start+0x104>)
 800a1fe:	f7f9 fccb 	bl	8003b98 <BSP_AUDIO_IN_Record>
			  printf("Recording started...\r\n");
 800a202:	481e      	ldr	r0, [pc, #120]	@ (800a27c <AUDIO_REC_Start+0x108>)
 800a204:	f004 fae0 	bl	800e7c8 <puts>
			  BufferCtl.fptr = byteswritten;
 800a208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a20a:	4a1b      	ldr	r2, [pc, #108]	@ (800a278 <AUDIO_REC_Start+0x104>)
 800a20c:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a210:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
			  BufferCtl.pcm_ptr = 0;
 800a214:	4b18      	ldr	r3, [pc, #96]	@ (800a278 <AUDIO_REC_Start+0x104>)
 800a216:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a21a:	461a      	mov	r2, r3
 800a21c:	2300      	movs	r3, #0
 800a21e:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
			  BufferCtl.offset = 0;
 800a222:	4b15      	ldr	r3, [pc, #84]	@ (800a278 <AUDIO_REC_Start+0x104>)
 800a224:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a228:	461a      	mov	r2, r3
 800a22a:	2300      	movs	r3, #0
 800a22c:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
			  BufferCtl.wr_state = BUFFER_EMPTY;
 800a230:	4b11      	ldr	r3, [pc, #68]	@ (800a278 <AUDIO_REC_Start+0x104>)
 800a232:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a236:	2200      	movs	r2, #0
 800a238:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
			  return AUDIO_ERROR_NONE;
 800a23c:	2300      	movs	r3, #0
 800a23e:	e000      	b.n	800a242 <AUDIO_REC_Start+0xce>
			}
		}
	  }
	  //}
  }
  return AUDIO_ERROR_IO;
 800a240:	2301      	movs	r3, #1
}
 800a242:	4618      	mov	r0, r3
 800a244:	3740      	adds	r7, #64	@ 0x40
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	20000040 	.word	0x20000040
 800a250:	200053b8 	.word	0x200053b8
 800a254:	200053bc 	.word	0x200053bc
 800a258:	0801081c 	.word	0x0801081c
 800a25c:	08010830 	.word	0x08010830
 800a260:	08010844 	.word	0x08010844
 800a264:	20005184 	.word	0x20005184
 800a268:	2000091c 	.word	0x2000091c
 800a26c:	08010850 	.word	0x08010850
 800a270:	20000230 	.word	0x20000230
 800a274:	0801086c 	.word	0x0801086c
 800a278:	20000948 	.word	0x20000948
 800a27c:	0801088c 	.word	0x0801088c

0800a280 <AUDIO_REC_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_REC_Process(void)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b088      	sub	sp, #32
 800a284:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800a286:	2300      	movs	r3, #0
 800a288:	617b      	str	r3, [r7, #20]
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 800a28a:	2300      	movs	r3, #0
 800a28c:	77fb      	strb	r3, [r7, #31]
  uint32_t elapsed_time; 
  static uint32_t prev_elapsed_time = 0xFFFFFFFF;
  uint8_t str[16];
  //static TS_StateTypeDef  TS_State={0};
  //printf("PRE SWITCH\r\n");
  switch(AudioState)
 800a28e:	4b59      	ldr	r3, [pc, #356]	@ (800a3f4 <AUDIO_REC_Process+0x174>)
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	2b05      	cmp	r3, #5
 800a294:	d002      	beq.n	800a29c <AUDIO_REC_Process+0x1c>
 800a296:	2b0a      	cmp	r3, #10
 800a298:	d079      	beq.n	800a38e <AUDIO_REC_Process+0x10e>

  	case AUDIO_STATE_IDLE:
  	case AUDIO_STATE_INIT:
  	default:
      /* Do Nothing */
      break;
 800a29a:	e0a7      	b.n	800a3ec <AUDIO_REC_Process+0x16c>
      if(BufferCtl.fptr >= REC_SAMPLE_LENGTH)
 800a29c:	4b56      	ldr	r3, [pc, #344]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a29e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a2a2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a2a6:	4a55      	ldr	r2, [pc, #340]	@ (800a3fc <AUDIO_REC_Process+0x17c>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d903      	bls.n	800a2b4 <AUDIO_REC_Process+0x34>
        AudioState = AUDIO_STATE_STOP;
 800a2ac:	4b51      	ldr	r3, [pc, #324]	@ (800a3f4 <AUDIO_REC_Process+0x174>)
 800a2ae:	220a      	movs	r2, #10
 800a2b0:	701a      	strb	r2, [r3, #0]
        break;
 800a2b2:	e09b      	b.n	800a3ec <AUDIO_REC_Process+0x16c>
      if(BufferCtl.wr_state == BUFFER_FULL)
 800a2b4:	4b50      	ldr	r3, [pc, #320]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a2b6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a2ba:	f893 3804 	ldrb.w	r3, [r3, #2052]	@ 0x804
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d128      	bne.n	800a314 <AUDIO_REC_Process+0x94>
        if(f_write(&WavFile, (uint8_t*)(BufferCtl.pcm_buff + BufferCtl.offset),
 800a2c2:	4b4d      	ldr	r3, [pc, #308]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a2c4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a2c8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	4a4a      	ldr	r2, [pc, #296]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a2d0:	1899      	adds	r1, r3, r2
 800a2d2:	f107 0314 	add.w	r3, r7, #20
 800a2d6:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 800a2da:	4849      	ldr	r0, [pc, #292]	@ (800a400 <AUDIO_REC_Process+0x180>)
 800a2dc:	f002 fc46 	bl	800cb6c <f_write>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d004      	beq.n	800a2f0 <AUDIO_REC_Process+0x70>
          printf("recording failed\r\n");
 800a2e6:	4847      	ldr	r0, [pc, #284]	@ (800a404 <AUDIO_REC_Process+0x184>)
 800a2e8:	f004 fa6e 	bl	800e7c8 <puts>
          return AUDIO_ERROR_IO;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e07d      	b.n	800a3ec <AUDIO_REC_Process+0x16c>
        BufferCtl.fptr += byteswritten;
 800a2f0:	4b41      	ldr	r3, [pc, #260]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a2f2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a2f6:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	4a3e      	ldr	r2, [pc, #248]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a300:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a304:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
        BufferCtl.wr_state =  BUFFER_EMPTY;
 800a308:	4b3b      	ldr	r3, [pc, #236]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a30a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a30e:	2200      	movs	r2, #0
 800a310:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
      elapsed_time = BufferCtl.fptr / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * 2);
 800a314:	4b38      	ldr	r3, [pc, #224]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a316:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a31a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a31e:	4a3a      	ldr	r2, [pc, #232]	@ (800a408 <AUDIO_REC_Process+0x188>)
 800a320:	fba2 2303 	umull	r2, r3, r2, r3
 800a324:	0b1b      	lsrs	r3, r3, #12
 800a326:	61bb      	str	r3, [r7, #24]
      if(prev_elapsed_time != elapsed_time)
 800a328:	4b38      	ldr	r3, [pc, #224]	@ (800a40c <AUDIO_REC_Process+0x18c>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	69ba      	ldr	r2, [r7, #24]
 800a32e:	429a      	cmp	r2, r3
 800a330:	d05b      	beq.n	800a3ea <AUDIO_REC_Process+0x16a>
        prev_elapsed_time = elapsed_time;
 800a332:	4a36      	ldr	r2, [pc, #216]	@ (800a40c <AUDIO_REC_Process+0x18c>)
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	6013      	str	r3, [r2, #0]
        printf("Elapsed time : \r\n");
 800a338:	4835      	ldr	r0, [pc, #212]	@ (800a410 <AUDIO_REC_Process+0x190>)
 800a33a:	f004 fa45 	bl	800e7c8 <puts>
        printf("[%02d:%02d]\r\n", (int)(elapsed_time /60), (int)(elapsed_time%60));
 800a33e:	69bb      	ldr	r3, [r7, #24]
 800a340:	4a34      	ldr	r2, [pc, #208]	@ (800a414 <AUDIO_REC_Process+0x194>)
 800a342:	fba2 2303 	umull	r2, r3, r2, r3
 800a346:	095b      	lsrs	r3, r3, #5
 800a348:	4618      	mov	r0, r3
 800a34a:	69b9      	ldr	r1, [r7, #24]
 800a34c:	4b31      	ldr	r3, [pc, #196]	@ (800a414 <AUDIO_REC_Process+0x194>)
 800a34e:	fba3 2301 	umull	r2, r3, r3, r1
 800a352:	095a      	lsrs	r2, r3, #5
 800a354:	4613      	mov	r3, r2
 800a356:	011b      	lsls	r3, r3, #4
 800a358:	1a9b      	subs	r3, r3, r2
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	1aca      	subs	r2, r1, r3
 800a35e:	4613      	mov	r3, r2
 800a360:	461a      	mov	r2, r3
 800a362:	4601      	mov	r1, r0
 800a364:	482c      	ldr	r0, [pc, #176]	@ (800a418 <AUDIO_REC_Process+0x198>)
 800a366:	f004 f9c7 	bl	800e6f8 <iprintf>
        printf("File size : \r\n");
 800a36a:	482c      	ldr	r0, [pc, #176]	@ (800a41c <AUDIO_REC_Process+0x19c>)
 800a36c:	f004 fa2c 	bl	800e7c8 <puts>
        printf("%4d KB\r\n", (int)((int32_t)BufferCtl.fptr/1024));
 800a370:	4b21      	ldr	r3, [pc, #132]	@ (800a3f8 <AUDIO_REC_Process+0x178>)
 800a372:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a376:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	da01      	bge.n	800a382 <AUDIO_REC_Process+0x102>
 800a37e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800a382:	129b      	asrs	r3, r3, #10
 800a384:	4619      	mov	r1, r3
 800a386:	4826      	ldr	r0, [pc, #152]	@ (800a420 <AUDIO_REC_Process+0x1a0>)
 800a388:	f004 f9b6 	bl	800e6f8 <iprintf>
      break;
 800a38c:	e02d      	b.n	800a3ea <AUDIO_REC_Process+0x16a>
      BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 800a38e:	2002      	movs	r0, #2
 800a390:	f7f9 fc1a 	bl	8003bc8 <BSP_AUDIO_IN_Stop>
      HAL_Delay(300);
 800a394:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800a398:	f7f9 fe30 	bl	8003ffc <HAL_Delay>
      if(f_lseek(&WavFile, 0) == FR_OK)
 800a39c:	2100      	movs	r1, #0
 800a39e:	4818      	ldr	r0, [pc, #96]	@ (800a400 <AUDIO_REC_Process+0x180>)
 800a3a0:	f002 fe01 	bl	800cfa6 <f_lseek>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d113      	bne.n	800a3d2 <AUDIO_REC_Process+0x152>
        WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 800a3aa:	491e      	ldr	r1, [pc, #120]	@ (800a424 <AUDIO_REC_Process+0x1a4>)
 800a3ac:	481e      	ldr	r0, [pc, #120]	@ (800a428 <AUDIO_REC_Process+0x1a8>)
 800a3ae:	f000 f9e7 	bl	800a780 <WavProcess_HeaderUpdate>
        if(f_write(&WavFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten) == FR_OK)
 800a3b2:	f107 0314 	add.w	r3, r7, #20
 800a3b6:	222c      	movs	r2, #44	@ 0x2c
 800a3b8:	491b      	ldr	r1, [pc, #108]	@ (800a428 <AUDIO_REC_Process+0x1a8>)
 800a3ba:	4811      	ldr	r0, [pc, #68]	@ (800a400 <AUDIO_REC_Process+0x180>)
 800a3bc:	f002 fbd6 	bl	800cb6c <f_write>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d102      	bne.n	800a3cc <AUDIO_REC_Process+0x14c>
          audio_error = AUDIO_ERROR_EOF;
 800a3c6:	2302      	movs	r3, #2
 800a3c8:	77fb      	strb	r3, [r7, #31]
 800a3ca:	e004      	b.n	800a3d6 <AUDIO_REC_Process+0x156>
          audio_error = AUDIO_ERROR_IO;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	77fb      	strb	r3, [r7, #31]
 800a3d0:	e001      	b.n	800a3d6 <AUDIO_REC_Process+0x156>
        audio_error = AUDIO_ERROR_IO;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	77fb      	strb	r3, [r7, #31]
      AudioState = AUDIO_STATE_IDLE;
 800a3d6:	4b07      	ldr	r3, [pc, #28]	@ (800a3f4 <AUDIO_REC_Process+0x174>)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	701a      	strb	r2, [r3, #0]
      f_close(&WavFile);
 800a3dc:	4808      	ldr	r0, [pc, #32]	@ (800a400 <AUDIO_REC_Process+0x180>)
 800a3de:	f002 fdb8 	bl	800cf52 <f_close>
      printf("wave file closed success\r\n");
 800a3e2:	4812      	ldr	r0, [pc, #72]	@ (800a42c <AUDIO_REC_Process+0x1ac>)
 800a3e4:	f004 f9f0 	bl	800e7c8 <puts>
      break;
 800a3e8:	e000      	b.n	800a3ec <AUDIO_REC_Process+0x16c>
      break;
 800a3ea:	bf00      	nop
      return audio_error;
    }
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3720      	adds	r7, #32
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	20000230 	.word	0x20000230
 800a3f8:	20000948 	.word	0x20000948
 800a3fc:	0004e1ff 	.word	0x0004e1ff
 800a400:	20005184 	.word	0x20005184
 800a404:	080108a4 	.word	0x080108a4
 800a408:	10624dd3 	.word	0x10624dd3
 800a40c:	20000044 	.word	0x20000044
 800a410:	080108b8 	.word	0x080108b8
 800a414:	88888889 	.word	0x88888889
 800a418:	080108cc 	.word	0x080108cc
 800a41c:	080108dc 	.word	0x080108dc
 800a420:	080108ec 	.word	0x080108ec
 800a424:	20005158 	.word	0x20005158
 800a428:	2000091c 	.word	0x2000091c
 800a42c:	080108f8 	.word	0x080108f8

0800a430 <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800a430:	b480      	push	{r7}
 800a432:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800a434:	4b21      	ldr	r3, [pc, #132]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a436:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a43a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a43e:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a442:	4a1e      	ldr	r2, [pc, #120]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a444:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a448:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800a44c:	4b1b      	ldr	r3, [pc, #108]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a44e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a452:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a456:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800a45a:	d10c      	bne.n	800a476 <BSP_AUDIO_IN_TransferComplete_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a45c:	4b17      	ldr	r3, [pc, #92]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a45e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a462:	2201      	movs	r2, #1
 800a464:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800a468:	4b14      	ldr	r3, [pc, #80]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a46a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a46e:	461a      	mov	r2, r3
 800a470:	2300      	movs	r3, #0
 800a472:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800a476:	4b11      	ldr	r3, [pc, #68]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a478:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a47c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a480:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800a484:	d314      	bcc.n	800a4b0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a486:	4b0d      	ldr	r3, [pc, #52]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a488:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800a492:	4b0a      	ldr	r3, [pc, #40]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a494:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a498:	461a      	mov	r2, r3
 800a49a:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800a49e:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800a4a2:	4b06      	ldr	r3, [pc, #24]	@ (800a4bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800a4a4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800a4b0:	bf00      	nop
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop
 800a4bc:	20000948 	.word	0x20000948

0800a4c0 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800a4c0:	b480      	push	{r7}
 800a4c2:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800a4c4:	4b21      	ldr	r3, [pc, #132]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a4c6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a4ca:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a4ce:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a4d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a4d4:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a4d8:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800a4dc:	4b1b      	ldr	r3, [pc, #108]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a4de:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a4e2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a4e6:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800a4ea:	d10c      	bne.n	800a506 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a4ec:	4b17      	ldr	r3, [pc, #92]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a4ee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800a4f8:	4b14      	ldr	r3, [pc, #80]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a4fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a4fe:	461a      	mov	r2, r3
 800a500:	2300      	movs	r3, #0
 800a502:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800a506:	4b11      	ldr	r3, [pc, #68]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a508:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a50c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a510:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800a514:	d314      	bcc.n	800a540 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800a516:	4b0d      	ldr	r3, [pc, #52]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a518:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a51c:	2201      	movs	r2, #1
 800a51e:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800a522:	4b0a      	ldr	r3, [pc, #40]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a524:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a528:	461a      	mov	r2, r3
 800a52a:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800a52e:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800a532:	4b06      	ldr	r3, [pc, #24]	@ (800a54c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800a534:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a538:	461a      	mov	r2, r3
 800a53a:	2300      	movs	r3, #0
 800a53c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800a540:	bf00      	nop
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	20000948 	.word	0x20000948

0800a550 <WavProcess_EncInit>:
  * @param  Freq: Sampling frequency.
  * @param  pHeader: Pointer to the WAV file header to be written.  
  * @retval 0 if success, !0 else.
  */
static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{  
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 800a55a:	4a1b      	ldr	r2, [pc, #108]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 2;          /* Number of channels: 1:Mono or 2:Stereo */
 800a560:	4b19      	ldr	r3, [pc, #100]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a562:	2202      	movs	r2, #2
 800a564:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 800a566:	4b18      	ldr	r3, [pc, #96]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a568:	2210      	movs	r2, #16
 800a56a:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 800a56c:	4b16      	ldr	r3, [pc, #88]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a56e:	4a17      	ldr	r2, [pc, #92]	@ (800a5cc <WavProcess_EncInit+0x7c>)
 800a570:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 800a572:	4b15      	ldr	r3, [pc, #84]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a574:	222c      	movs	r2, #44	@ 0x2c
 800a576:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a578:	4b13      	ldr	r3, [pc, #76]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a57a:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 800a57c:	4a12      	ldr	r2, [pc, #72]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a57e:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 800a580:	08d2      	lsrs	r2, r2, #3
 800a582:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a584:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 800a588:	4a0f      	ldr	r2, [pc, #60]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a58a:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 800a58c:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800a590:	4a0d      	ldr	r2, [pc, #52]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a592:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800a594:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a596:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 800a598:	4b0b      	ldr	r3, [pc, #44]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a59a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800a59c:	08db      	lsrs	r3, r3, #3
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	fb12 f303 	smulbb	r3, r2, r3
 800a5a4:	b29a      	uxth	r2, r3
 800a5a6:	4b08      	ldr	r3, [pc, #32]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a5a8:	841a      	strh	r2, [r3, #32]
  
  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 800a5aa:	4907      	ldr	r1, [pc, #28]	@ (800a5c8 <WavProcess_EncInit+0x78>)
 800a5ac:	6838      	ldr	r0, [r7, #0]
 800a5ae:	f000 f80f 	bl	800a5d0 <WavProcess_HeaderInit>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <WavProcess_EncInit+0x6c>
  {
    return 1;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e000      	b.n	800a5be <WavProcess_EncInit+0x6e>
  }
  return 0;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20005158 	.word	0x20005158
 800a5cc:	001d4c00 	.word	0x001d4c00

0800a5d0 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2252      	movs	r2, #82	@ 0x52
 800a5de:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	2249      	movs	r2, #73	@ 0x49
 800a5e6:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	3302      	adds	r3, #2
 800a5ec:	2246      	movs	r2, #70	@ 0x46
 800a5ee:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	3303      	adds	r3, #3
 800a5f4:	2246      	movs	r2, #70	@ 0x46
 800a5f6:	701a      	strb	r2, [r3, #0]
  
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	3304      	adds	r3, #4
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	3305      	adds	r3, #5
 800a604:	224c      	movs	r2, #76	@ 0x4c
 800a606:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	3306      	adds	r3, #6
 800a60c:	221d      	movs	r2, #29
 800a60e:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	3307      	adds	r3, #7
 800a614:	2200      	movs	r2, #0
 800a616:	701a      	strb	r2, [r3, #0]
  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	3308      	adds	r3, #8
 800a61c:	2257      	movs	r2, #87	@ 0x57
 800a61e:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	3309      	adds	r3, #9
 800a624:	2241      	movs	r2, #65	@ 0x41
 800a626:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	330a      	adds	r3, #10
 800a62c:	2256      	movs	r2, #86	@ 0x56
 800a62e:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	330b      	adds	r3, #11
 800a634:	2245      	movs	r2, #69	@ 0x45
 800a636:	701a      	strb	r2, [r3, #0]
  
  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	330c      	adds	r3, #12
 800a63c:	2266      	movs	r2, #102	@ 0x66
 800a63e:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	330d      	adds	r3, #13
 800a644:	226d      	movs	r2, #109	@ 0x6d
 800a646:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	330e      	adds	r3, #14
 800a64c:	2274      	movs	r2, #116	@ 0x74
 800a64e:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	330f      	adds	r3, #15
 800a654:	2220      	movs	r2, #32
 800a656:	701a      	strb	r2, [r3, #0]
  
  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	3310      	adds	r3, #16
 800a65c:	2210      	movs	r2, #16
 800a65e:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	3311      	adds	r3, #17
 800a664:	2200      	movs	r2, #0
 800a666:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	3312      	adds	r3, #18
 800a66c:	2200      	movs	r2, #0
 800a66e:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	3313      	adds	r3, #19
 800a674:	2200      	movs	r2, #0
 800a676:	701a      	strb	r2, [r3, #0]
  
  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	3314      	adds	r3, #20
 800a67c:	2201      	movs	r2, #1
 800a67e:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	3315      	adds	r3, #21
 800a684:	2200      	movs	r2, #0
 800a686:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	8ada      	ldrh	r2, [r3, #22]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	3316      	adds	r3, #22
 800a690:	b2d2      	uxtb	r2, r2
 800a692:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	3317      	adds	r3, #23
 800a698:	2200      	movs	r2, #0
 800a69a:	701a      	strb	r2, [r3, #0]
  
  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	699a      	ldr	r2, [r3, #24]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	3318      	adds	r3, #24
 800a6a4:	b2d2      	uxtb	r2, r2
 800a6a6:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	699b      	ldr	r3, [r3, #24]
 800a6ac:	0a1a      	lsrs	r2, r3, #8
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	3319      	adds	r3, #25
 800a6b2:	b2d2      	uxtb	r2, r2
 800a6b4:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	0c1a      	lsrs	r2, r3, #16
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	331a      	adds	r3, #26
 800a6c0:	b2d2      	uxtb	r2, r2
 800a6c2:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	699b      	ldr	r3, [r3, #24]
 800a6c8:	0e1a      	lsrs	r2, r3, #24
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	331b      	adds	r3, #27
 800a6ce:	b2d2      	uxtb	r2, r2
 800a6d0:	701a      	strb	r2, [r3, #0]
  
  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	69da      	ldr	r2, [r3, #28]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	331c      	adds	r3, #28
 800a6da:	b2d2      	uxtb	r2, r2
 800a6dc:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	69db      	ldr	r3, [r3, #28]
 800a6e2:	0a1a      	lsrs	r2, r3, #8
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	331d      	adds	r3, #29
 800a6e8:	b2d2      	uxtb	r2, r2
 800a6ea:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	69db      	ldr	r3, [r3, #28]
 800a6f0:	0c1a      	lsrs	r2, r3, #16
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	331e      	adds	r3, #30
 800a6f6:	b2d2      	uxtb	r2, r2
 800a6f8:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	69db      	ldr	r3, [r3, #28]
 800a6fe:	0e1a      	lsrs	r2, r3, #24
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	331f      	adds	r3, #31
 800a704:	b2d2      	uxtb	r2, r2
 800a706:	701a      	strb	r2, [r3, #0]
  
  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	8c1a      	ldrh	r2, [r3, #32]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	3320      	adds	r3, #32
 800a710:	b2d2      	uxtb	r2, r2
 800a712:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	3321      	adds	r3, #33	@ 0x21
 800a718:	2200      	movs	r2, #0
 800a71a:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	3322      	adds	r3, #34	@ 0x22
 800a724:	b2d2      	uxtb	r2, r2
 800a726:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	3323      	adds	r3, #35	@ 0x23
 800a72c:	2200      	movs	r2, #0
 800a72e:	701a      	strb	r2, [r3, #0]
  
  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	3324      	adds	r3, #36	@ 0x24
 800a734:	2264      	movs	r2, #100	@ 0x64
 800a736:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	3325      	adds	r3, #37	@ 0x25
 800a73c:	2261      	movs	r2, #97	@ 0x61
 800a73e:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	3326      	adds	r3, #38	@ 0x26
 800a744:	2274      	movs	r2, #116	@ 0x74
 800a746:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	3327      	adds	r3, #39	@ 0x27
 800a74c:	2261      	movs	r2, #97	@ 0x61
 800a74e:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	3328      	adds	r3, #40	@ 0x28
 800a754:	2200      	movs	r2, #0
 800a756:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	3329      	adds	r3, #41	@ 0x29
 800a75c:	224c      	movs	r2, #76	@ 0x4c
 800a75e:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	332a      	adds	r3, #42	@ 0x2a
 800a764:	221d      	movs	r2, #29
 800a766:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	332b      	adds	r3, #43	@ 0x2b
 800a76c:	2200      	movs	r2, #0
 800a76e:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800a770:	2300      	movs	r3, #0
}
 800a772:	4618      	mov	r0, r3
 800a774:	370c      	adds	r7, #12
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
	...

0800a780 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 800a78a:	4b30      	ldr	r3, [pc, #192]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a78c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a790:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	3304      	adds	r3, #4
 800a798:	b2d2      	uxtb	r2, r2
 800a79a:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 800a79c:	4b2b      	ldr	r3, [pc, #172]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a79e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7a2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a7a6:	0a1a      	lsrs	r2, r3, #8
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	3305      	adds	r3, #5
 800a7ac:	b2d2      	uxtb	r2, r2
 800a7ae:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 800a7b0:	4b26      	ldr	r3, [pc, #152]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a7b2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7b6:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a7ba:	0c1a      	lsrs	r2, r3, #16
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	3306      	adds	r3, #6
 800a7c0:	b2d2      	uxtb	r2, r2
 800a7c2:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 800a7c4:	4b21      	ldr	r3, [pc, #132]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a7c6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7ca:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a7ce:	0e1a      	lsrs	r2, r3, #24
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	3307      	adds	r3, #7
 800a7d4:	b2d2      	uxtb	r2, r2
 800a7d6:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 800a7d8:	4b1c      	ldr	r3, [pc, #112]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a7da:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7de:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a7e2:	3b2c      	subs	r3, #44	@ 0x2c
 800a7e4:	4a19      	ldr	r2, [pc, #100]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a7e6:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800a7ea:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
  pHeader[40] = (uint8_t)(BufferCtl.fptr); 
 800a7ee:	4b17      	ldr	r3, [pc, #92]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a7f0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a7f4:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	3328      	adds	r3, #40	@ 0x28
 800a7fc:	b2d2      	uxtb	r2, r2
 800a7fe:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 800a800:	4b12      	ldr	r3, [pc, #72]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a802:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a806:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a80a:	0a1a      	lsrs	r2, r3, #8
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	3329      	adds	r3, #41	@ 0x29
 800a810:	b2d2      	uxtb	r2, r2
 800a812:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 800a814:	4b0d      	ldr	r3, [pc, #52]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a816:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a81a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a81e:	0c1a      	lsrs	r2, r3, #16
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	332a      	adds	r3, #42	@ 0x2a
 800a824:	b2d2      	uxtb	r2, r2
 800a826:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24); 
 800a828:	4b08      	ldr	r3, [pc, #32]	@ (800a84c <WavProcess_HeaderUpdate+0xcc>)
 800a82a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a82e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800a832:	0e1a      	lsrs	r2, r3, #24
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	332b      	adds	r3, #43	@ 0x2b
 800a838:	b2d2      	uxtb	r2, r2
 800a83a:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800a83c:	2300      	movs	r3, #0
}
 800a83e:	4618      	mov	r0, r3
 800a840:	370c      	adds	r7, #12
 800a842:	46bd      	mov	sp, r7
 800a844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a848:	4770      	bx	lr
 800a84a:	bf00      	nop
 800a84c:	20000948 	.word	0x20000948

0800a850 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a854:	4904      	ldr	r1, [pc, #16]	@ (800a868 <MX_FATFS_Init+0x18>)
 800a856:	4805      	ldr	r0, [pc, #20]	@ (800a86c <MX_FATFS_Init+0x1c>)
 800a858:	f003 fa26 	bl	800dca8 <FATFS_LinkDriver>
 800a85c:	4603      	mov	r3, r0
 800a85e:	461a      	mov	r2, r3
 800a860:	4b03      	ldr	r3, [pc, #12]	@ (800a870 <MX_FATFS_Init+0x20>)
 800a862:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a864:	bf00      	nop
 800a866:	bd80      	pop	{r7, pc}
 800a868:	200053b8 	.word	0x200053b8
 800a86c:	08010978 	.word	0x08010978
 800a870:	200053b4 	.word	0x200053b4

0800a874 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a874:	b480      	push	{r7}
 800a876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a878:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a88e:	f000 f888 	bl	800a9a2 <BSP_SD_IsDetected>
 800a892:	4603      	mov	r3, r0
 800a894:	2b01      	cmp	r3, #1
 800a896:	d001      	beq.n	800a89c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a898:	2302      	movs	r3, #2
 800a89a:	e005      	b.n	800a8a8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a89c:	4804      	ldr	r0, [pc, #16]	@ (800a8b0 <BSP_SD_Init+0x2c>)
 800a89e:	f7fd f908 	bl	8007ab2 <HAL_SD_Init>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800a8a6:	79fb      	ldrb	r3, [r7, #7]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	20000520 	.word	0x20000520

0800a8b4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	68ba      	ldr	r2, [r7, #8]
 800a8c8:	68f9      	ldr	r1, [r7, #12]
 800a8ca:	4806      	ldr	r0, [pc, #24]	@ (800a8e4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a8cc:	f7fd f9aa 	bl	8007c24 <HAL_SD_ReadBlocks_DMA>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d001      	beq.n	800a8da <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a8da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3718      	adds	r7, #24
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	20000520 	.word	0x20000520

0800a8e8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	68f9      	ldr	r1, [r7, #12]
 800a8fe:	4806      	ldr	r0, [pc, #24]	@ (800a918 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a900:	f7fd fa72 	bl	8007de8 <HAL_SD_WriteBlocks_DMA>
 800a904:	4603      	mov	r3, r0
 800a906:	2b00      	cmp	r3, #0
 800a908:	d001      	beq.n	800a90e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a90e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3718      	adds	r7, #24
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}
 800a918:	20000520 	.word	0x20000520

0800a91c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a920:	4805      	ldr	r0, [pc, #20]	@ (800a938 <BSP_SD_GetCardState+0x1c>)
 800a922:	f7fd fe97 	bl	8008654 <HAL_SD_GetCardState>
 800a926:	4603      	mov	r3, r0
 800a928:	2b04      	cmp	r3, #4
 800a92a:	bf14      	ite	ne
 800a92c:	2301      	movne	r3, #1
 800a92e:	2300      	moveq	r3, #0
 800a930:	b2db      	uxtb	r3, r3
}
 800a932:	4618      	mov	r0, r3
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	20000520 	.word	0x20000520

0800a93c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a944:	6879      	ldr	r1, [r7, #4]
 800a946:	4803      	ldr	r0, [pc, #12]	@ (800a954 <BSP_SD_GetCardInfo+0x18>)
 800a948:	f7fd fe58 	bl	80085fc <HAL_SD_GetCardInfo>
}
 800a94c:	bf00      	nop
 800a94e:	3708      	adds	r7, #8
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	20000520 	.word	0x20000520

0800a958 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a960:	f000 f818 	bl	800a994 <BSP_SD_AbortCallback>
}
 800a964:	bf00      	nop
 800a966:	3708      	adds	r7, #8
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a974:	f000 f9a8 	bl	800acc8 <BSP_SD_WriteCpltCallback>
}
 800a978:	bf00      	nop
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a988:	f000 f9aa 	bl	800ace0 <BSP_SD_ReadCpltCallback>
}
 800a98c:	bf00      	nop
 800a98e:	3708      	adds	r7, #8
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}

0800a994 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a994:	b480      	push	{r7}
 800a996:	af00      	add	r7, sp, #0

}
 800a998:	bf00      	nop
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr

0800a9a2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b082      	sub	sp, #8
 800a9a6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a9ac:	f000 f80c 	bl	800a9c8 <BSP_PlatformIsDetected>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d101      	bne.n	800a9ba <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a9ba:	79fb      	ldrb	r3, [r7, #7]
 800a9bc:	b2db      	uxtb	r3, r3
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3708      	adds	r7, #8
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
	...

0800a9c8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a9d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a9d6:	4806      	ldr	r0, [pc, #24]	@ (800a9f0 <BSP_PlatformIsDetected+0x28>)
 800a9d8:	f7fa fb72 	bl	80050c0 <HAL_GPIO_ReadPin>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d001      	beq.n	800a9e6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a9e6:	79fb      	ldrb	r3, [r7, #7]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3708      	adds	r7, #8
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	40020800 	.word	0x40020800

0800a9f4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a9fc:	f7f9 faf2 	bl	8003fe4 <HAL_GetTick>
 800aa00:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800aa02:	e006      	b.n	800aa12 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800aa04:	f7ff ff8a 	bl	800a91c <BSP_SD_GetCardState>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d101      	bne.n	800aa12 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	e009      	b.n	800aa26 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800aa12:	f7f9 fae7 	bl	8003fe4 <HAL_GetTick>
 800aa16:	4602      	mov	r2, r0
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d8f0      	bhi.n	800aa04 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800aa22:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
	...

0800aa30 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b082      	sub	sp, #8
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	4603      	mov	r3, r0
 800aa38:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800aa3a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa68 <SD_CheckStatus+0x38>)
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800aa40:	f7ff ff6c 	bl	800a91c <BSP_SD_GetCardState>
 800aa44:	4603      	mov	r3, r0
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d107      	bne.n	800aa5a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800aa4a:	4b07      	ldr	r3, [pc, #28]	@ (800aa68 <SD_CheckStatus+0x38>)
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	f023 0301 	bic.w	r3, r3, #1
 800aa54:	b2da      	uxtb	r2, r3
 800aa56:	4b04      	ldr	r3, [pc, #16]	@ (800aa68 <SD_CheckStatus+0x38>)
 800aa58:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800aa5a:	4b03      	ldr	r3, [pc, #12]	@ (800aa68 <SD_CheckStatus+0x38>)
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	b2db      	uxtb	r3, r3
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3708      	adds	r7, #8
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}
 800aa68:	20000048 	.word	0x20000048

0800aa6c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	4603      	mov	r3, r0
 800aa74:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800aa76:	f7ff ff05 	bl	800a884 <BSP_SD_Init>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d107      	bne.n	800aa90 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800aa80:	79fb      	ldrb	r3, [r7, #7]
 800aa82:	4618      	mov	r0, r3
 800aa84:	f7ff ffd4 	bl	800aa30 <SD_CheckStatus>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	4b04      	ldr	r3, [pc, #16]	@ (800aaa0 <SD_initialize+0x34>)
 800aa8e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800aa90:	4b03      	ldr	r3, [pc, #12]	@ (800aaa0 <SD_initialize+0x34>)
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	b2db      	uxtb	r3, r3
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3708      	adds	r7, #8
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}
 800aa9e:	bf00      	nop
 800aaa0:	20000048 	.word	0x20000048

0800aaa4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b082      	sub	sp, #8
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	4603      	mov	r3, r0
 800aaac:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800aaae:	79fb      	ldrb	r3, [r7, #7]
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7ff ffbd 	bl	800aa30 <SD_CheckStatus>
 800aab6:	4603      	mov	r3, r0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3708      	adds	r7, #8
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b086      	sub	sp, #24
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60b9      	str	r1, [r7, #8]
 800aac8:	607a      	str	r2, [r7, #4]
 800aaca:	603b      	str	r3, [r7, #0]
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800aad4:	f247 5030 	movw	r0, #30000	@ 0x7530
 800aad8:	f7ff ff8c 	bl	800a9f4 <SD_CheckStatusWithTimeout>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	da01      	bge.n	800aae6 <SD_read+0x26>
  {
    return res;
 800aae2:	7dfb      	ldrb	r3, [r7, #23]
 800aae4:	e03b      	b.n	800ab5e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800aae6:	683a      	ldr	r2, [r7, #0]
 800aae8:	6879      	ldr	r1, [r7, #4]
 800aaea:	68b8      	ldr	r0, [r7, #8]
 800aaec:	f7ff fee2 	bl	800a8b4 <BSP_SD_ReadBlocks_DMA>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d132      	bne.n	800ab5c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800aaf6:	4b1c      	ldr	r3, [pc, #112]	@ (800ab68 <SD_read+0xa8>)
 800aaf8:	2200      	movs	r2, #0
 800aafa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800aafc:	f7f9 fa72 	bl	8003fe4 <HAL_GetTick>
 800ab00:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ab02:	bf00      	nop
 800ab04:	4b18      	ldr	r3, [pc, #96]	@ (800ab68 <SD_read+0xa8>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d108      	bne.n	800ab1e <SD_read+0x5e>
 800ab0c:	f7f9 fa6a 	bl	8003fe4 <HAL_GetTick>
 800ab10:	4602      	mov	r2, r0
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	1ad3      	subs	r3, r2, r3
 800ab16:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d9f2      	bls.n	800ab04 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800ab1e:	4b12      	ldr	r3, [pc, #72]	@ (800ab68 <SD_read+0xa8>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d102      	bne.n	800ab2c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	75fb      	strb	r3, [r7, #23]
 800ab2a:	e017      	b.n	800ab5c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800ab2c:	4b0e      	ldr	r3, [pc, #56]	@ (800ab68 <SD_read+0xa8>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ab32:	f7f9 fa57 	bl	8003fe4 <HAL_GetTick>
 800ab36:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ab38:	e007      	b.n	800ab4a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ab3a:	f7ff feef 	bl	800a91c <BSP_SD_GetCardState>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d102      	bne.n	800ab4a <SD_read+0x8a>
          {
            res = RES_OK;
 800ab44:	2300      	movs	r3, #0
 800ab46:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ab48:	e008      	b.n	800ab5c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ab4a:	f7f9 fa4b 	bl	8003fe4 <HAL_GetTick>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	1ad3      	subs	r3, r2, r3
 800ab54:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d9ee      	bls.n	800ab3a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ab5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3718      	adds	r7, #24
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	200055f0 	.word	0x200055f0

0800ab6c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b086      	sub	sp, #24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60b9      	str	r1, [r7, #8]
 800ab74:	607a      	str	r2, [r7, #4]
 800ab76:	603b      	str	r3, [r7, #0]
 800ab78:	4603      	mov	r3, r0
 800ab7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ab80:	4b24      	ldr	r3, [pc, #144]	@ (800ac14 <SD_write+0xa8>)
 800ab82:	2200      	movs	r2, #0
 800ab84:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ab86:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ab8a:	f7ff ff33 	bl	800a9f4 <SD_CheckStatusWithTimeout>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	da01      	bge.n	800ab98 <SD_write+0x2c>
  {
    return res;
 800ab94:	7dfb      	ldrb	r3, [r7, #23]
 800ab96:	e038      	b.n	800ac0a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ab98:	683a      	ldr	r2, [r7, #0]
 800ab9a:	6879      	ldr	r1, [r7, #4]
 800ab9c:	68b8      	ldr	r0, [r7, #8]
 800ab9e:	f7ff fea3 	bl	800a8e8 <BSP_SD_WriteBlocks_DMA>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d12f      	bne.n	800ac08 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800aba8:	f7f9 fa1c 	bl	8003fe4 <HAL_GetTick>
 800abac:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800abae:	bf00      	nop
 800abb0:	4b18      	ldr	r3, [pc, #96]	@ (800ac14 <SD_write+0xa8>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d108      	bne.n	800abca <SD_write+0x5e>
 800abb8:	f7f9 fa14 	bl	8003fe4 <HAL_GetTick>
 800abbc:	4602      	mov	r2, r0
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	1ad3      	subs	r3, r2, r3
 800abc2:	f247 522f 	movw	r2, #29999	@ 0x752f
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d9f2      	bls.n	800abb0 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800abca:	4b12      	ldr	r3, [pc, #72]	@ (800ac14 <SD_write+0xa8>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d102      	bne.n	800abd8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	75fb      	strb	r3, [r7, #23]
 800abd6:	e017      	b.n	800ac08 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800abd8:	4b0e      	ldr	r3, [pc, #56]	@ (800ac14 <SD_write+0xa8>)
 800abda:	2200      	movs	r2, #0
 800abdc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800abde:	f7f9 fa01 	bl	8003fe4 <HAL_GetTick>
 800abe2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800abe4:	e007      	b.n	800abf6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800abe6:	f7ff fe99 	bl	800a91c <BSP_SD_GetCardState>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d102      	bne.n	800abf6 <SD_write+0x8a>
          {
            res = RES_OK;
 800abf0:	2300      	movs	r3, #0
 800abf2:	75fb      	strb	r3, [r7, #23]
            break;
 800abf4:	e008      	b.n	800ac08 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800abf6:	f7f9 f9f5 	bl	8003fe4 <HAL_GetTick>
 800abfa:	4602      	mov	r2, r0
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	1ad3      	subs	r3, r2, r3
 800ac00:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d9ee      	bls.n	800abe6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800ac08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3718      	adds	r7, #24
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	200055ec 	.word	0x200055ec

0800ac18 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b08c      	sub	sp, #48	@ 0x30
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4603      	mov	r3, r0
 800ac20:	603a      	str	r2, [r7, #0]
 800ac22:	71fb      	strb	r3, [r7, #7]
 800ac24:	460b      	mov	r3, r1
 800ac26:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ac28:	2301      	movs	r3, #1
 800ac2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ac2e:	4b25      	ldr	r3, [pc, #148]	@ (800acc4 <SD_ioctl+0xac>)
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	f003 0301 	and.w	r3, r3, #1
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d001      	beq.n	800ac40 <SD_ioctl+0x28>
 800ac3c:	2303      	movs	r3, #3
 800ac3e:	e03c      	b.n	800acba <SD_ioctl+0xa2>

  switch (cmd)
 800ac40:	79bb      	ldrb	r3, [r7, #6]
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d834      	bhi.n	800acb0 <SD_ioctl+0x98>
 800ac46:	a201      	add	r2, pc, #4	@ (adr r2, 800ac4c <SD_ioctl+0x34>)
 800ac48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac4c:	0800ac5d 	.word	0x0800ac5d
 800ac50:	0800ac65 	.word	0x0800ac65
 800ac54:	0800ac7d 	.word	0x0800ac7d
 800ac58:	0800ac97 	.word	0x0800ac97
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ac62:	e028      	b.n	800acb6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ac64:	f107 030c 	add.w	r3, r7, #12
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f7ff fe67 	bl	800a93c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ac6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ac74:	2300      	movs	r3, #0
 800ac76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ac7a:	e01c      	b.n	800acb6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ac7c:	f107 030c 	add.w	r3, r7, #12
 800ac80:	4618      	mov	r0, r3
 800ac82:	f7ff fe5b 	bl	800a93c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ac86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac88:	b29a      	uxth	r2, r3
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ac94:	e00f      	b.n	800acb6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ac96:	f107 030c 	add.w	r3, r7, #12
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7ff fe4e 	bl	800a93c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800aca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca2:	0a5a      	lsrs	r2, r3, #9
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aca8:	2300      	movs	r3, #0
 800acaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800acae:	e002      	b.n	800acb6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800acb0:	2304      	movs	r3, #4
 800acb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800acb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3730      	adds	r7, #48	@ 0x30
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop
 800acc4:	20000048 	.word	0x20000048

0800acc8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800acc8:	b480      	push	{r7}
 800acca:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800accc:	4b03      	ldr	r3, [pc, #12]	@ (800acdc <BSP_SD_WriteCpltCallback+0x14>)
 800acce:	2201      	movs	r2, #1
 800acd0:	601a      	str	r2, [r3, #0]
}
 800acd2:	bf00      	nop
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr
 800acdc:	200055ec 	.word	0x200055ec

0800ace0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ace0:	b480      	push	{r7}
 800ace2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800ace4:	4b03      	ldr	r3, [pc, #12]	@ (800acf4 <BSP_SD_ReadCpltCallback+0x14>)
 800ace6:	2201      	movs	r2, #1
 800ace8:	601a      	str	r2, [r3, #0]
}
 800acea:	bf00      	nop
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr
 800acf4:	200055f0 	.word	0x200055f0

0800acf8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	4603      	mov	r3, r0
 800ad00:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ad02:	79fb      	ldrb	r3, [r7, #7]
 800ad04:	4a08      	ldr	r2, [pc, #32]	@ (800ad28 <disk_status+0x30>)
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4413      	add	r3, r2
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	79fa      	ldrb	r2, [r7, #7]
 800ad10:	4905      	ldr	r1, [pc, #20]	@ (800ad28 <disk_status+0x30>)
 800ad12:	440a      	add	r2, r1
 800ad14:	7a12      	ldrb	r2, [r2, #8]
 800ad16:	4610      	mov	r0, r2
 800ad18:	4798      	blx	r3
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ad1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	2000561c 	.word	0x2000561c

0800ad2c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b084      	sub	sp, #16
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	4603      	mov	r3, r0
 800ad34:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ad36:	2300      	movs	r3, #0
 800ad38:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ad3a:	79fb      	ldrb	r3, [r7, #7]
 800ad3c:	4a0d      	ldr	r2, [pc, #52]	@ (800ad74 <disk_initialize+0x48>)
 800ad3e:	5cd3      	ldrb	r3, [r2, r3]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d111      	bne.n	800ad68 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ad44:	79fb      	ldrb	r3, [r7, #7]
 800ad46:	4a0b      	ldr	r2, [pc, #44]	@ (800ad74 <disk_initialize+0x48>)
 800ad48:	2101      	movs	r1, #1
 800ad4a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ad4c:	79fb      	ldrb	r3, [r7, #7]
 800ad4e:	4a09      	ldr	r2, [pc, #36]	@ (800ad74 <disk_initialize+0x48>)
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	4413      	add	r3, r2
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	79fa      	ldrb	r2, [r7, #7]
 800ad5a:	4906      	ldr	r1, [pc, #24]	@ (800ad74 <disk_initialize+0x48>)
 800ad5c:	440a      	add	r2, r1
 800ad5e:	7a12      	ldrb	r2, [r2, #8]
 800ad60:	4610      	mov	r0, r2
 800ad62:	4798      	blx	r3
 800ad64:	4603      	mov	r3, r0
 800ad66:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3710      	adds	r7, #16
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	2000561c 	.word	0x2000561c

0800ad78 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ad78:	b590      	push	{r4, r7, lr}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
 800ad82:	603b      	str	r3, [r7, #0]
 800ad84:	4603      	mov	r3, r0
 800ad86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ad88:	7bfb      	ldrb	r3, [r7, #15]
 800ad8a:	4a0a      	ldr	r2, [pc, #40]	@ (800adb4 <disk_read+0x3c>)
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	689c      	ldr	r4, [r3, #8]
 800ad94:	7bfb      	ldrb	r3, [r7, #15]
 800ad96:	4a07      	ldr	r2, [pc, #28]	@ (800adb4 <disk_read+0x3c>)
 800ad98:	4413      	add	r3, r2
 800ad9a:	7a18      	ldrb	r0, [r3, #8]
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	68b9      	ldr	r1, [r7, #8]
 800ada2:	47a0      	blx	r4
 800ada4:	4603      	mov	r3, r0
 800ada6:	75fb      	strb	r3, [r7, #23]
  return res;
 800ada8:	7dfb      	ldrb	r3, [r7, #23]
}
 800adaa:	4618      	mov	r0, r3
 800adac:	371c      	adds	r7, #28
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd90      	pop	{r4, r7, pc}
 800adb2:	bf00      	nop
 800adb4:	2000561c 	.word	0x2000561c

0800adb8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800adb8:	b590      	push	{r4, r7, lr}
 800adba:	b087      	sub	sp, #28
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	60b9      	str	r1, [r7, #8]
 800adc0:	607a      	str	r2, [r7, #4]
 800adc2:	603b      	str	r3, [r7, #0]
 800adc4:	4603      	mov	r3, r0
 800adc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800adc8:	7bfb      	ldrb	r3, [r7, #15]
 800adca:	4a0a      	ldr	r2, [pc, #40]	@ (800adf4 <disk_write+0x3c>)
 800adcc:	009b      	lsls	r3, r3, #2
 800adce:	4413      	add	r3, r2
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	68dc      	ldr	r4, [r3, #12]
 800add4:	7bfb      	ldrb	r3, [r7, #15]
 800add6:	4a07      	ldr	r2, [pc, #28]	@ (800adf4 <disk_write+0x3c>)
 800add8:	4413      	add	r3, r2
 800adda:	7a18      	ldrb	r0, [r3, #8]
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	68b9      	ldr	r1, [r7, #8]
 800ade2:	47a0      	blx	r4
 800ade4:	4603      	mov	r3, r0
 800ade6:	75fb      	strb	r3, [r7, #23]
  return res;
 800ade8:	7dfb      	ldrb	r3, [r7, #23]
}
 800adea:	4618      	mov	r0, r3
 800adec:	371c      	adds	r7, #28
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd90      	pop	{r4, r7, pc}
 800adf2:	bf00      	nop
 800adf4:	2000561c 	.word	0x2000561c

0800adf8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	4603      	mov	r3, r0
 800ae00:	603a      	str	r2, [r7, #0]
 800ae02:	71fb      	strb	r3, [r7, #7]
 800ae04:	460b      	mov	r3, r1
 800ae06:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ae08:	79fb      	ldrb	r3, [r7, #7]
 800ae0a:	4a09      	ldr	r2, [pc, #36]	@ (800ae30 <disk_ioctl+0x38>)
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	691b      	ldr	r3, [r3, #16]
 800ae14:	79fa      	ldrb	r2, [r7, #7]
 800ae16:	4906      	ldr	r1, [pc, #24]	@ (800ae30 <disk_ioctl+0x38>)
 800ae18:	440a      	add	r2, r1
 800ae1a:	7a10      	ldrb	r0, [r2, #8]
 800ae1c:	79b9      	ldrb	r1, [r7, #6]
 800ae1e:	683a      	ldr	r2, [r7, #0]
 800ae20:	4798      	blx	r3
 800ae22:	4603      	mov	r3, r0
 800ae24:	73fb      	strb	r3, [r7, #15]
  return res;
 800ae26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3710      	adds	r7, #16
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	2000561c 	.word	0x2000561c

0800ae34 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ae34:	b480      	push	{r7}
 800ae36:	b085      	sub	sp, #20
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ae44:	89fb      	ldrh	r3, [r7, #14]
 800ae46:	021b      	lsls	r3, r3, #8
 800ae48:	b21a      	sxth	r2, r3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	781b      	ldrb	r3, [r3, #0]
 800ae4e:	b21b      	sxth	r3, r3
 800ae50:	4313      	orrs	r3, r2
 800ae52:	b21b      	sxth	r3, r3
 800ae54:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ae56:	89fb      	ldrh	r3, [r7, #14]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3714      	adds	r7, #20
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ae64:	b480      	push	{r7}
 800ae66:	b085      	sub	sp, #20
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	3303      	adds	r3, #3
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	021b      	lsls	r3, r3, #8
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	3202      	adds	r2, #2
 800ae7c:	7812      	ldrb	r2, [r2, #0]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	021b      	lsls	r3, r3, #8
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	3201      	adds	r2, #1
 800ae8a:	7812      	ldrb	r2, [r2, #0]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	021b      	lsls	r3, r3, #8
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	7812      	ldrb	r2, [r2, #0]
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]
	return rv;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3714      	adds	r7, #20
 800aea2:	46bd      	mov	sp, r7
 800aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea8:	4770      	bx	lr

0800aeaa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800aeaa:	b480      	push	{r7}
 800aeac:	b083      	sub	sp, #12
 800aeae:	af00      	add	r7, sp, #0
 800aeb0:	6078      	str	r0, [r7, #4]
 800aeb2:	460b      	mov	r3, r1
 800aeb4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	1c5a      	adds	r2, r3, #1
 800aeba:	607a      	str	r2, [r7, #4]
 800aebc:	887a      	ldrh	r2, [r7, #2]
 800aebe:	b2d2      	uxtb	r2, r2
 800aec0:	701a      	strb	r2, [r3, #0]
 800aec2:	887b      	ldrh	r3, [r7, #2]
 800aec4:	0a1b      	lsrs	r3, r3, #8
 800aec6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	1c5a      	adds	r2, r3, #1
 800aecc:	607a      	str	r2, [r7, #4]
 800aece:	887a      	ldrh	r2, [r7, #2]
 800aed0:	b2d2      	uxtb	r2, r2
 800aed2:	701a      	strb	r2, [r3, #0]
}
 800aed4:	bf00      	nop
 800aed6:	370c      	adds	r7, #12
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr

0800aee0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	1c5a      	adds	r2, r3, #1
 800aeee:	607a      	str	r2, [r7, #4]
 800aef0:	683a      	ldr	r2, [r7, #0]
 800aef2:	b2d2      	uxtb	r2, r2
 800aef4:	701a      	strb	r2, [r3, #0]
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	0a1b      	lsrs	r3, r3, #8
 800aefa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	1c5a      	adds	r2, r3, #1
 800af00:	607a      	str	r2, [r7, #4]
 800af02:	683a      	ldr	r2, [r7, #0]
 800af04:	b2d2      	uxtb	r2, r2
 800af06:	701a      	strb	r2, [r3, #0]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	0a1b      	lsrs	r3, r3, #8
 800af0c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	1c5a      	adds	r2, r3, #1
 800af12:	607a      	str	r2, [r7, #4]
 800af14:	683a      	ldr	r2, [r7, #0]
 800af16:	b2d2      	uxtb	r2, r2
 800af18:	701a      	strb	r2, [r3, #0]
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	0a1b      	lsrs	r3, r3, #8
 800af1e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	1c5a      	adds	r2, r3, #1
 800af24:	607a      	str	r2, [r7, #4]
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	b2d2      	uxtb	r2, r2
 800af2a:	701a      	strb	r2, [r3, #0]
}
 800af2c:	bf00      	nop
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800af38:	b480      	push	{r7}
 800af3a:	b087      	sub	sp, #28
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d00d      	beq.n	800af6e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800af52:	693a      	ldr	r2, [r7, #16]
 800af54:	1c53      	adds	r3, r2, #1
 800af56:	613b      	str	r3, [r7, #16]
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	1c59      	adds	r1, r3, #1
 800af5c:	6179      	str	r1, [r7, #20]
 800af5e:	7812      	ldrb	r2, [r2, #0]
 800af60:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	3b01      	subs	r3, #1
 800af66:	607b      	str	r3, [r7, #4]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d1f1      	bne.n	800af52 <mem_cpy+0x1a>
	}
}
 800af6e:	bf00      	nop
 800af70:	371c      	adds	r7, #28
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr

0800af7a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800af7a:	b480      	push	{r7}
 800af7c:	b087      	sub	sp, #28
 800af7e:	af00      	add	r7, sp, #0
 800af80:	60f8      	str	r0, [r7, #12]
 800af82:	60b9      	str	r1, [r7, #8]
 800af84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	1c5a      	adds	r2, r3, #1
 800af8e:	617a      	str	r2, [r7, #20]
 800af90:	68ba      	ldr	r2, [r7, #8]
 800af92:	b2d2      	uxtb	r2, r2
 800af94:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	3b01      	subs	r3, #1
 800af9a:	607b      	str	r3, [r7, #4]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d1f3      	bne.n	800af8a <mem_set+0x10>
}
 800afa2:	bf00      	nop
 800afa4:	bf00      	nop
 800afa6:	371c      	adds	r7, #28
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800afb0:	b480      	push	{r7}
 800afb2:	b089      	sub	sp, #36	@ 0x24
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	60f8      	str	r0, [r7, #12]
 800afb8:	60b9      	str	r1, [r7, #8]
 800afba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	61fb      	str	r3, [r7, #28]
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800afc4:	2300      	movs	r3, #0
 800afc6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	1c5a      	adds	r2, r3, #1
 800afcc:	61fa      	str	r2, [r7, #28]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	4619      	mov	r1, r3
 800afd2:	69bb      	ldr	r3, [r7, #24]
 800afd4:	1c5a      	adds	r2, r3, #1
 800afd6:	61ba      	str	r2, [r7, #24]
 800afd8:	781b      	ldrb	r3, [r3, #0]
 800afda:	1acb      	subs	r3, r1, r3
 800afdc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	3b01      	subs	r3, #1
 800afe2:	607b      	str	r3, [r7, #4]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d002      	beq.n	800aff0 <mem_cmp+0x40>
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d0eb      	beq.n	800afc8 <mem_cmp+0x18>

	return r;
 800aff0:	697b      	ldr	r3, [r7, #20]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3724      	adds	r7, #36	@ 0x24
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800affe:	b480      	push	{r7}
 800b000:	b083      	sub	sp, #12
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
 800b006:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b008:	e002      	b.n	800b010 <chk_chr+0x12>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	3301      	adds	r3, #1
 800b00e:	607b      	str	r3, [r7, #4]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d005      	beq.n	800b024 <chk_chr+0x26>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	461a      	mov	r2, r3
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	4293      	cmp	r3, r2
 800b022:	d1f2      	bne.n	800b00a <chk_chr+0xc>
	return *str;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	781b      	ldrb	r3, [r3, #0]
}
 800b028:	4618      	mov	r0, r3
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr

0800b034 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b034:	b480      	push	{r7}
 800b036:	b085      	sub	sp, #20
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b03e:	2300      	movs	r3, #0
 800b040:	60bb      	str	r3, [r7, #8]
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	60fb      	str	r3, [r7, #12]
 800b046:	e029      	b.n	800b09c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b048:	4a27      	ldr	r2, [pc, #156]	@ (800b0e8 <chk_lock+0xb4>)
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	011b      	lsls	r3, r3, #4
 800b04e:	4413      	add	r3, r2
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d01d      	beq.n	800b092 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b056:	4a24      	ldr	r2, [pc, #144]	@ (800b0e8 <chk_lock+0xb4>)
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	011b      	lsls	r3, r3, #4
 800b05c:	4413      	add	r3, r2
 800b05e:	681a      	ldr	r2, [r3, #0]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	429a      	cmp	r2, r3
 800b066:	d116      	bne.n	800b096 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b068:	4a1f      	ldr	r2, [pc, #124]	@ (800b0e8 <chk_lock+0xb4>)
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	011b      	lsls	r3, r3, #4
 800b06e:	4413      	add	r3, r2
 800b070:	3304      	adds	r3, #4
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b078:	429a      	cmp	r2, r3
 800b07a:	d10c      	bne.n	800b096 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b07c:	4a1a      	ldr	r2, [pc, #104]	@ (800b0e8 <chk_lock+0xb4>)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	011b      	lsls	r3, r3, #4
 800b082:	4413      	add	r3, r2
 800b084:	3308      	adds	r3, #8
 800b086:	681a      	ldr	r2, [r3, #0]
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d102      	bne.n	800b096 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b090:	e007      	b.n	800b0a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b092:	2301      	movs	r3, #1
 800b094:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	3301      	adds	r3, #1
 800b09a:	60fb      	str	r3, [r7, #12]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d9d2      	bls.n	800b048 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d109      	bne.n	800b0bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d102      	bne.n	800b0b4 <chk_lock+0x80>
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	2b02      	cmp	r3, #2
 800b0b2:	d101      	bne.n	800b0b8 <chk_lock+0x84>
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	e010      	b.n	800b0da <chk_lock+0xa6>
 800b0b8:	2312      	movs	r3, #18
 800b0ba:	e00e      	b.n	800b0da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d108      	bne.n	800b0d4 <chk_lock+0xa0>
 800b0c2:	4a09      	ldr	r2, [pc, #36]	@ (800b0e8 <chk_lock+0xb4>)
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	011b      	lsls	r3, r3, #4
 800b0c8:	4413      	add	r3, r2
 800b0ca:	330c      	adds	r3, #12
 800b0cc:	881b      	ldrh	r3, [r3, #0]
 800b0ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0d2:	d101      	bne.n	800b0d8 <chk_lock+0xa4>
 800b0d4:	2310      	movs	r3, #16
 800b0d6:	e000      	b.n	800b0da <chk_lock+0xa6>
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3714      	adds	r7, #20
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr
 800b0e6:	bf00      	nop
 800b0e8:	200055fc 	.word	0x200055fc

0800b0ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	607b      	str	r3, [r7, #4]
 800b0f6:	e002      	b.n	800b0fe <enq_lock+0x12>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	607b      	str	r3, [r7, #4]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2b01      	cmp	r3, #1
 800b102:	d806      	bhi.n	800b112 <enq_lock+0x26>
 800b104:	4a09      	ldr	r2, [pc, #36]	@ (800b12c <enq_lock+0x40>)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	011b      	lsls	r3, r3, #4
 800b10a:	4413      	add	r3, r2
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1f2      	bne.n	800b0f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2b02      	cmp	r3, #2
 800b116:	bf14      	ite	ne
 800b118:	2301      	movne	r3, #1
 800b11a:	2300      	moveq	r3, #0
 800b11c:	b2db      	uxtb	r3, r3
}
 800b11e:	4618      	mov	r0, r3
 800b120:	370c      	adds	r7, #12
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	200055fc 	.word	0x200055fc

0800b130 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b130:	b480      	push	{r7}
 800b132:	b085      	sub	sp, #20
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b13a:	2300      	movs	r3, #0
 800b13c:	60fb      	str	r3, [r7, #12]
 800b13e:	e01f      	b.n	800b180 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b140:	4a41      	ldr	r2, [pc, #260]	@ (800b248 <inc_lock+0x118>)
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	011b      	lsls	r3, r3, #4
 800b146:	4413      	add	r3, r2
 800b148:	681a      	ldr	r2, [r3, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	429a      	cmp	r2, r3
 800b150:	d113      	bne.n	800b17a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b152:	4a3d      	ldr	r2, [pc, #244]	@ (800b248 <inc_lock+0x118>)
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	011b      	lsls	r3, r3, #4
 800b158:	4413      	add	r3, r2
 800b15a:	3304      	adds	r3, #4
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b162:	429a      	cmp	r2, r3
 800b164:	d109      	bne.n	800b17a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b166:	4a38      	ldr	r2, [pc, #224]	@ (800b248 <inc_lock+0x118>)
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	011b      	lsls	r3, r3, #4
 800b16c:	4413      	add	r3, r2
 800b16e:	3308      	adds	r3, #8
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b176:	429a      	cmp	r2, r3
 800b178:	d006      	beq.n	800b188 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3301      	adds	r3, #1
 800b17e:	60fb      	str	r3, [r7, #12]
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2b01      	cmp	r3, #1
 800b184:	d9dc      	bls.n	800b140 <inc_lock+0x10>
 800b186:	e000      	b.n	800b18a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b188:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2b02      	cmp	r3, #2
 800b18e:	d132      	bne.n	800b1f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b190:	2300      	movs	r3, #0
 800b192:	60fb      	str	r3, [r7, #12]
 800b194:	e002      	b.n	800b19c <inc_lock+0x6c>
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3301      	adds	r3, #1
 800b19a:	60fb      	str	r3, [r7, #12]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d806      	bhi.n	800b1b0 <inc_lock+0x80>
 800b1a2:	4a29      	ldr	r2, [pc, #164]	@ (800b248 <inc_lock+0x118>)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	011b      	lsls	r3, r3, #4
 800b1a8:	4413      	add	r3, r2
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d1f2      	bne.n	800b196 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	d101      	bne.n	800b1ba <inc_lock+0x8a>
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	e040      	b.n	800b23c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	4922      	ldr	r1, [pc, #136]	@ (800b248 <inc_lock+0x118>)
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	011b      	lsls	r3, r3, #4
 800b1c4:	440b      	add	r3, r1
 800b1c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	689a      	ldr	r2, [r3, #8]
 800b1cc:	491e      	ldr	r1, [pc, #120]	@ (800b248 <inc_lock+0x118>)
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	011b      	lsls	r3, r3, #4
 800b1d2:	440b      	add	r3, r1
 800b1d4:	3304      	adds	r3, #4
 800b1d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	695a      	ldr	r2, [r3, #20]
 800b1dc:	491a      	ldr	r1, [pc, #104]	@ (800b248 <inc_lock+0x118>)
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	011b      	lsls	r3, r3, #4
 800b1e2:	440b      	add	r3, r1
 800b1e4:	3308      	adds	r3, #8
 800b1e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b1e8:	4a17      	ldr	r2, [pc, #92]	@ (800b248 <inc_lock+0x118>)
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	011b      	lsls	r3, r3, #4
 800b1ee:	4413      	add	r3, r2
 800b1f0:	330c      	adds	r3, #12
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d009      	beq.n	800b210 <inc_lock+0xe0>
 800b1fc:	4a12      	ldr	r2, [pc, #72]	@ (800b248 <inc_lock+0x118>)
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	011b      	lsls	r3, r3, #4
 800b202:	4413      	add	r3, r2
 800b204:	330c      	adds	r3, #12
 800b206:	881b      	ldrh	r3, [r3, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d001      	beq.n	800b210 <inc_lock+0xe0>
 800b20c:	2300      	movs	r3, #0
 800b20e:	e015      	b.n	800b23c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d108      	bne.n	800b228 <inc_lock+0xf8>
 800b216:	4a0c      	ldr	r2, [pc, #48]	@ (800b248 <inc_lock+0x118>)
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	011b      	lsls	r3, r3, #4
 800b21c:	4413      	add	r3, r2
 800b21e:	330c      	adds	r3, #12
 800b220:	881b      	ldrh	r3, [r3, #0]
 800b222:	3301      	adds	r3, #1
 800b224:	b29a      	uxth	r2, r3
 800b226:	e001      	b.n	800b22c <inc_lock+0xfc>
 800b228:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b22c:	4906      	ldr	r1, [pc, #24]	@ (800b248 <inc_lock+0x118>)
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	011b      	lsls	r3, r3, #4
 800b232:	440b      	add	r3, r1
 800b234:	330c      	adds	r3, #12
 800b236:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	3301      	adds	r3, #1
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	3714      	adds	r7, #20
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr
 800b248:	200055fc 	.word	0x200055fc

0800b24c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b085      	sub	sp, #20
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	3b01      	subs	r3, #1
 800b258:	607b      	str	r3, [r7, #4]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d825      	bhi.n	800b2ac <dec_lock+0x60>
		n = Files[i].ctr;
 800b260:	4a17      	ldr	r2, [pc, #92]	@ (800b2c0 <dec_lock+0x74>)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	011b      	lsls	r3, r3, #4
 800b266:	4413      	add	r3, r2
 800b268:	330c      	adds	r3, #12
 800b26a:	881b      	ldrh	r3, [r3, #0]
 800b26c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b26e:	89fb      	ldrh	r3, [r7, #14]
 800b270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b274:	d101      	bne.n	800b27a <dec_lock+0x2e>
 800b276:	2300      	movs	r3, #0
 800b278:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b27a:	89fb      	ldrh	r3, [r7, #14]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d002      	beq.n	800b286 <dec_lock+0x3a>
 800b280:	89fb      	ldrh	r3, [r7, #14]
 800b282:	3b01      	subs	r3, #1
 800b284:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b286:	4a0e      	ldr	r2, [pc, #56]	@ (800b2c0 <dec_lock+0x74>)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	011b      	lsls	r3, r3, #4
 800b28c:	4413      	add	r3, r2
 800b28e:	330c      	adds	r3, #12
 800b290:	89fa      	ldrh	r2, [r7, #14]
 800b292:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b294:	89fb      	ldrh	r3, [r7, #14]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d105      	bne.n	800b2a6 <dec_lock+0x5a>
 800b29a:	4a09      	ldr	r2, [pc, #36]	@ (800b2c0 <dec_lock+0x74>)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	011b      	lsls	r3, r3, #4
 800b2a0:	4413      	add	r3, r2
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	737b      	strb	r3, [r7, #13]
 800b2aa:	e001      	b.n	800b2b0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b2b0:	7b7b      	ldrb	r3, [r7, #13]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3714      	adds	r7, #20
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop
 800b2c0:	200055fc 	.word	0x200055fc

0800b2c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b085      	sub	sp, #20
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	60fb      	str	r3, [r7, #12]
 800b2d0:	e010      	b.n	800b2f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b2d2:	4a0d      	ldr	r2, [pc, #52]	@ (800b308 <clear_lock+0x44>)
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	011b      	lsls	r3, r3, #4
 800b2d8:	4413      	add	r3, r2
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d105      	bne.n	800b2ee <clear_lock+0x2a>
 800b2e2:	4a09      	ldr	r2, [pc, #36]	@ (800b308 <clear_lock+0x44>)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	011b      	lsls	r3, r3, #4
 800b2e8:	4413      	add	r3, r2
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	60fb      	str	r3, [r7, #12]
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d9eb      	bls.n	800b2d2 <clear_lock+0xe>
	}
}
 800b2fa:	bf00      	nop
 800b2fc:	bf00      	nop
 800b2fe:	3714      	adds	r7, #20
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr
 800b308:	200055fc 	.word	0x200055fc

0800b30c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b086      	sub	sp, #24
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b314:	2300      	movs	r3, #0
 800b316:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	78db      	ldrb	r3, [r3, #3]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d034      	beq.n	800b38a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b324:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	7858      	ldrb	r0, [r3, #1]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b330:	2301      	movs	r3, #1
 800b332:	697a      	ldr	r2, [r7, #20]
 800b334:	f7ff fd40 	bl	800adb8 <disk_write>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d002      	beq.n	800b344 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b33e:	2301      	movs	r3, #1
 800b340:	73fb      	strb	r3, [r7, #15]
 800b342:	e022      	b.n	800b38a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2200      	movs	r2, #0
 800b348:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6a1b      	ldr	r3, [r3, #32]
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	1ad2      	subs	r2, r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	699b      	ldr	r3, [r3, #24]
 800b356:	429a      	cmp	r2, r3
 800b358:	d217      	bcs.n	800b38a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	789b      	ldrb	r3, [r3, #2]
 800b35e:	613b      	str	r3, [r7, #16]
 800b360:	e010      	b.n	800b384 <sync_window+0x78>
					wsect += fs->fsize;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	699b      	ldr	r3, [r3, #24]
 800b366:	697a      	ldr	r2, [r7, #20]
 800b368:	4413      	add	r3, r2
 800b36a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	7858      	ldrb	r0, [r3, #1]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b376:	2301      	movs	r3, #1
 800b378:	697a      	ldr	r2, [r7, #20]
 800b37a:	f7ff fd1d 	bl	800adb8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	3b01      	subs	r3, #1
 800b382:	613b      	str	r3, [r7, #16]
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	2b01      	cmp	r3, #1
 800b388:	d8eb      	bhi.n	800b362 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b38a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3718      	adds	r7, #24
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a6:	683a      	ldr	r2, [r7, #0]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d01b      	beq.n	800b3e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f7ff ffad 	bl	800b30c <sync_window>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b3b6:	7bfb      	ldrb	r3, [r7, #15]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d113      	bne.n	800b3e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	7858      	ldrb	r0, [r3, #1]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	683a      	ldr	r2, [r7, #0]
 800b3ca:	f7ff fcd5 	bl	800ad78 <disk_read>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d004      	beq.n	800b3de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b3d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	683a      	ldr	r2, [r7, #0]
 800b3e2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800b3e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
	...

0800b3f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7ff ff87 	bl	800b30c <sync_window>
 800b3fe:	4603      	mov	r3, r0
 800b400:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b402:	7bfb      	ldrb	r3, [r7, #15]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d158      	bne.n	800b4ba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	2b03      	cmp	r3, #3
 800b40e:	d148      	bne.n	800b4a2 <sync_fs+0xb2>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	791b      	ldrb	r3, [r3, #4]
 800b414:	2b01      	cmp	r3, #1
 800b416:	d144      	bne.n	800b4a2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	3330      	adds	r3, #48	@ 0x30
 800b41c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b420:	2100      	movs	r1, #0
 800b422:	4618      	mov	r0, r3
 800b424:	f7ff fda9 	bl	800af7a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	3330      	adds	r3, #48	@ 0x30
 800b42c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b430:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b434:	4618      	mov	r0, r3
 800b436:	f7ff fd38 	bl	800aeaa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	3330      	adds	r3, #48	@ 0x30
 800b43e:	4921      	ldr	r1, [pc, #132]	@ (800b4c4 <sync_fs+0xd4>)
 800b440:	4618      	mov	r0, r3
 800b442:	f7ff fd4d 	bl	800aee0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	3330      	adds	r3, #48	@ 0x30
 800b44a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b44e:	491e      	ldr	r1, [pc, #120]	@ (800b4c8 <sync_fs+0xd8>)
 800b450:	4618      	mov	r0, r3
 800b452:	f7ff fd45 	bl	800aee0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	3330      	adds	r3, #48	@ 0x30
 800b45a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	691b      	ldr	r3, [r3, #16]
 800b462:	4619      	mov	r1, r3
 800b464:	4610      	mov	r0, r2
 800b466:	f7ff fd3b 	bl	800aee0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	3330      	adds	r3, #48	@ 0x30
 800b46e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	68db      	ldr	r3, [r3, #12]
 800b476:	4619      	mov	r1, r3
 800b478:	4610      	mov	r0, r2
 800b47a:	f7ff fd31 	bl	800aee0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	69db      	ldr	r3, [r3, #28]
 800b482:	1c5a      	adds	r2, r3, #1
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	7858      	ldrb	r0, [r3, #1]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b496:	2301      	movs	r3, #1
 800b498:	f7ff fc8e 	bl	800adb8 <disk_write>
			fs->fsi_flag = 0;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2200      	movs	r2, #0
 800b4a0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	785b      	ldrb	r3, [r3, #1]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7ff fca4 	bl	800adf8 <disk_ioctl>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d001      	beq.n	800b4ba <sync_fs+0xca>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	41615252 	.word	0x41615252
 800b4c8:	61417272 	.word	0x61417272

0800b4cc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	3b02      	subs	r3, #2
 800b4da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	695b      	ldr	r3, [r3, #20]
 800b4e0:	3b02      	subs	r3, #2
 800b4e2:	683a      	ldr	r2, [r7, #0]
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d301      	bcc.n	800b4ec <clust2sect+0x20>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	e008      	b.n	800b4fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	895b      	ldrh	r3, [r3, #10]
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	fb03 f202 	mul.w	r2, r3, r2
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4fc:	4413      	add	r3, r2
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	370c      	adds	r7, #12
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr

0800b50a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b50a:	b580      	push	{r7, lr}
 800b50c:	b086      	sub	sp, #24
 800b50e:	af00      	add	r7, sp, #0
 800b510:	6078      	str	r0, [r7, #4]
 800b512:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d904      	bls.n	800b52a <get_fat+0x20>
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	695b      	ldr	r3, [r3, #20]
 800b524:	683a      	ldr	r2, [r7, #0]
 800b526:	429a      	cmp	r2, r3
 800b528:	d302      	bcc.n	800b530 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b52a:	2301      	movs	r3, #1
 800b52c:	617b      	str	r3, [r7, #20]
 800b52e:	e08e      	b.n	800b64e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b530:	f04f 33ff 	mov.w	r3, #4294967295
 800b534:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	781b      	ldrb	r3, [r3, #0]
 800b53a:	2b03      	cmp	r3, #3
 800b53c:	d061      	beq.n	800b602 <get_fat+0xf8>
 800b53e:	2b03      	cmp	r3, #3
 800b540:	dc7b      	bgt.n	800b63a <get_fat+0x130>
 800b542:	2b01      	cmp	r3, #1
 800b544:	d002      	beq.n	800b54c <get_fat+0x42>
 800b546:	2b02      	cmp	r3, #2
 800b548:	d041      	beq.n	800b5ce <get_fat+0xc4>
 800b54a:	e076      	b.n	800b63a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	60fb      	str	r3, [r7, #12]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	085b      	lsrs	r3, r3, #1
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	4413      	add	r3, r2
 800b558:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	6a1a      	ldr	r2, [r3, #32]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	0a5b      	lsrs	r3, r3, #9
 800b562:	4413      	add	r3, r2
 800b564:	4619      	mov	r1, r3
 800b566:	6938      	ldr	r0, [r7, #16]
 800b568:	f7ff ff14 	bl	800b394 <move_window>
 800b56c:	4603      	mov	r3, r0
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d166      	bne.n	800b640 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	60fa      	str	r2, [r7, #12]
 800b578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b57c:	693a      	ldr	r2, [r7, #16]
 800b57e:	4413      	add	r3, r2
 800b580:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b584:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	6a1a      	ldr	r2, [r3, #32]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	0a5b      	lsrs	r3, r3, #9
 800b58e:	4413      	add	r3, r2
 800b590:	4619      	mov	r1, r3
 800b592:	6938      	ldr	r0, [r7, #16]
 800b594:	f7ff fefe 	bl	800b394 <move_window>
 800b598:	4603      	mov	r3, r0
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d152      	bne.n	800b644 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5a4:	693a      	ldr	r2, [r7, #16]
 800b5a6:	4413      	add	r3, r2
 800b5a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b5ac:	021b      	lsls	r3, r3, #8
 800b5ae:	68ba      	ldr	r2, [r7, #8]
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	f003 0301 	and.w	r3, r3, #1
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d002      	beq.n	800b5c4 <get_fat+0xba>
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	091b      	lsrs	r3, r3, #4
 800b5c2:	e002      	b.n	800b5ca <get_fat+0xc0>
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b5ca:	617b      	str	r3, [r7, #20]
			break;
 800b5cc:	e03f      	b.n	800b64e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	6a1a      	ldr	r2, [r3, #32]
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	0a1b      	lsrs	r3, r3, #8
 800b5d6:	4413      	add	r3, r2
 800b5d8:	4619      	mov	r1, r3
 800b5da:	6938      	ldr	r0, [r7, #16]
 800b5dc:	f7ff feda 	bl	800b394 <move_window>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d130      	bne.n	800b648 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	005b      	lsls	r3, r3, #1
 800b5f0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b5f4:	4413      	add	r3, r2
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7ff fc1c 	bl	800ae34 <ld_word>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	617b      	str	r3, [r7, #20]
			break;
 800b600:	e025      	b.n	800b64e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	6a1a      	ldr	r2, [r3, #32]
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	09db      	lsrs	r3, r3, #7
 800b60a:	4413      	add	r3, r2
 800b60c:	4619      	mov	r1, r3
 800b60e:	6938      	ldr	r0, [r7, #16]
 800b610:	f7ff fec0 	bl	800b394 <move_window>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d118      	bne.n	800b64c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b628:	4413      	add	r3, r2
 800b62a:	4618      	mov	r0, r3
 800b62c:	f7ff fc1a 	bl	800ae64 <ld_dword>
 800b630:	4603      	mov	r3, r0
 800b632:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b636:	617b      	str	r3, [r7, #20]
			break;
 800b638:	e009      	b.n	800b64e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b63a:	2301      	movs	r3, #1
 800b63c:	617b      	str	r3, [r7, #20]
 800b63e:	e006      	b.n	800b64e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b640:	bf00      	nop
 800b642:	e004      	b.n	800b64e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b644:	bf00      	nop
 800b646:	e002      	b.n	800b64e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b648:	bf00      	nop
 800b64a:	e000      	b.n	800b64e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b64c:	bf00      	nop
		}
	}

	return val;
 800b64e:	697b      	ldr	r3, [r7, #20]
}
 800b650:	4618      	mov	r0, r3
 800b652:	3718      	adds	r7, #24
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}

0800b658 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b658:	b590      	push	{r4, r7, lr}
 800b65a:	b089      	sub	sp, #36	@ 0x24
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60f8      	str	r0, [r7, #12]
 800b660:	60b9      	str	r1, [r7, #8]
 800b662:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b664:	2302      	movs	r3, #2
 800b666:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	2b01      	cmp	r3, #1
 800b66c:	f240 80d9 	bls.w	800b822 <put_fat+0x1ca>
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	695b      	ldr	r3, [r3, #20]
 800b674:	68ba      	ldr	r2, [r7, #8]
 800b676:	429a      	cmp	r2, r3
 800b678:	f080 80d3 	bcs.w	800b822 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	2b03      	cmp	r3, #3
 800b682:	f000 8096 	beq.w	800b7b2 <put_fat+0x15a>
 800b686:	2b03      	cmp	r3, #3
 800b688:	f300 80cb 	bgt.w	800b822 <put_fat+0x1ca>
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d002      	beq.n	800b696 <put_fat+0x3e>
 800b690:	2b02      	cmp	r3, #2
 800b692:	d06e      	beq.n	800b772 <put_fat+0x11a>
 800b694:	e0c5      	b.n	800b822 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	61bb      	str	r3, [r7, #24]
 800b69a:	69bb      	ldr	r3, [r7, #24]
 800b69c:	085b      	lsrs	r3, r3, #1
 800b69e:	69ba      	ldr	r2, [r7, #24]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	6a1a      	ldr	r2, [r3, #32]
 800b6a8:	69bb      	ldr	r3, [r7, #24]
 800b6aa:	0a5b      	lsrs	r3, r3, #9
 800b6ac:	4413      	add	r3, r2
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f7ff fe6f 	bl	800b394 <move_window>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b6ba:	7ffb      	ldrb	r3, [r7, #31]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	f040 80a9 	bne.w	800b814 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	1c59      	adds	r1, r3, #1
 800b6cc:	61b9      	str	r1, [r7, #24]
 800b6ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6d2:	4413      	add	r3, r2
 800b6d4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	f003 0301 	and.w	r3, r3, #1
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d00d      	beq.n	800b6fc <put_fat+0xa4>
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	b25b      	sxtb	r3, r3
 800b6e6:	f003 030f 	and.w	r3, r3, #15
 800b6ea:	b25a      	sxtb	r2, r3
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	011b      	lsls	r3, r3, #4
 800b6f2:	b25b      	sxtb	r3, r3
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	b25b      	sxtb	r3, r3
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	e001      	b.n	800b700 <put_fat+0xa8>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2201      	movs	r2, #1
 800b708:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	6a1a      	ldr	r2, [r3, #32]
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	0a5b      	lsrs	r3, r3, #9
 800b712:	4413      	add	r3, r2
 800b714:	4619      	mov	r1, r3
 800b716:	68f8      	ldr	r0, [r7, #12]
 800b718:	f7ff fe3c 	bl	800b394 <move_window>
 800b71c:	4603      	mov	r3, r0
 800b71e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b720:	7ffb      	ldrb	r3, [r7, #31]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d178      	bne.n	800b818 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b72c:	69bb      	ldr	r3, [r7, #24]
 800b72e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b732:	4413      	add	r3, r2
 800b734:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	f003 0301 	and.w	r3, r3, #1
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d003      	beq.n	800b748 <put_fat+0xf0>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	091b      	lsrs	r3, r3, #4
 800b744:	b2db      	uxtb	r3, r3
 800b746:	e00e      	b.n	800b766 <put_fat+0x10e>
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	b25b      	sxtb	r3, r3
 800b74e:	f023 030f 	bic.w	r3, r3, #15
 800b752:	b25a      	sxtb	r2, r3
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	0a1b      	lsrs	r3, r3, #8
 800b758:	b25b      	sxtb	r3, r3
 800b75a:	f003 030f 	and.w	r3, r3, #15
 800b75e:	b25b      	sxtb	r3, r3
 800b760:	4313      	orrs	r3, r2
 800b762:	b25b      	sxtb	r3, r3
 800b764:	b2db      	uxtb	r3, r3
 800b766:	697a      	ldr	r2, [r7, #20]
 800b768:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2201      	movs	r2, #1
 800b76e:	70da      	strb	r2, [r3, #3]
			break;
 800b770:	e057      	b.n	800b822 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6a1a      	ldr	r2, [r3, #32]
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	0a1b      	lsrs	r3, r3, #8
 800b77a:	4413      	add	r3, r2
 800b77c:	4619      	mov	r1, r3
 800b77e:	68f8      	ldr	r0, [r7, #12]
 800b780:	f7ff fe08 	bl	800b394 <move_window>
 800b784:	4603      	mov	r3, r0
 800b786:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b788:	7ffb      	ldrb	r3, [r7, #31]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d146      	bne.n	800b81c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	005b      	lsls	r3, r3, #1
 800b798:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b79c:	4413      	add	r3, r2
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	b292      	uxth	r2, r2
 800b7a2:	4611      	mov	r1, r2
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f7ff fb80 	bl	800aeaa <st_word>
			fs->wflag = 1;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	70da      	strb	r2, [r3, #3]
			break;
 800b7b0:	e037      	b.n	800b822 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6a1a      	ldr	r2, [r3, #32]
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	09db      	lsrs	r3, r3, #7
 800b7ba:	4413      	add	r3, r2
 800b7bc:	4619      	mov	r1, r3
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f7ff fde8 	bl	800b394 <move_window>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b7c8:	7ffb      	ldrb	r3, [r7, #31]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d128      	bne.n	800b820 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b7e2:	4413      	add	r3, r2
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f7ff fb3d 	bl	800ae64 <ld_dword>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b7f0:	4323      	orrs	r3, r4
 800b7f2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	009b      	lsls	r3, r3, #2
 800b7fe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b802:	4413      	add	r3, r2
 800b804:	6879      	ldr	r1, [r7, #4]
 800b806:	4618      	mov	r0, r3
 800b808:	f7ff fb6a 	bl	800aee0 <st_dword>
			fs->wflag = 1;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2201      	movs	r2, #1
 800b810:	70da      	strb	r2, [r3, #3]
			break;
 800b812:	e006      	b.n	800b822 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b814:	bf00      	nop
 800b816:	e004      	b.n	800b822 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b818:	bf00      	nop
 800b81a:	e002      	b.n	800b822 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b81c:	bf00      	nop
 800b81e:	e000      	b.n	800b822 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b820:	bf00      	nop
		}
	}
	return res;
 800b822:	7ffb      	ldrb	r3, [r7, #31]
}
 800b824:	4618      	mov	r0, r3
 800b826:	3724      	adds	r7, #36	@ 0x24
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd90      	pop	{r4, r7, pc}

0800b82c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b838:	2300      	movs	r3, #0
 800b83a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d904      	bls.n	800b852 <remove_chain+0x26>
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	695b      	ldr	r3, [r3, #20]
 800b84c:	68ba      	ldr	r2, [r7, #8]
 800b84e:	429a      	cmp	r2, r3
 800b850:	d301      	bcc.n	800b856 <remove_chain+0x2a>
 800b852:	2302      	movs	r3, #2
 800b854:	e04b      	b.n	800b8ee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00c      	beq.n	800b876 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b85c:	f04f 32ff 	mov.w	r2, #4294967295
 800b860:	6879      	ldr	r1, [r7, #4]
 800b862:	69b8      	ldr	r0, [r7, #24]
 800b864:	f7ff fef8 	bl	800b658 <put_fat>
 800b868:	4603      	mov	r3, r0
 800b86a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b86c:	7ffb      	ldrb	r3, [r7, #31]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d001      	beq.n	800b876 <remove_chain+0x4a>
 800b872:	7ffb      	ldrb	r3, [r7, #31]
 800b874:	e03b      	b.n	800b8ee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b876:	68b9      	ldr	r1, [r7, #8]
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f7ff fe46 	bl	800b50a <get_fat>
 800b87e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d031      	beq.n	800b8ea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d101      	bne.n	800b890 <remove_chain+0x64>
 800b88c:	2302      	movs	r3, #2
 800b88e:	e02e      	b.n	800b8ee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b896:	d101      	bne.n	800b89c <remove_chain+0x70>
 800b898:	2301      	movs	r3, #1
 800b89a:	e028      	b.n	800b8ee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b89c:	2200      	movs	r2, #0
 800b89e:	68b9      	ldr	r1, [r7, #8]
 800b8a0:	69b8      	ldr	r0, [r7, #24]
 800b8a2:	f7ff fed9 	bl	800b658 <put_fat>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b8aa:	7ffb      	ldrb	r3, [r7, #31]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d001      	beq.n	800b8b4 <remove_chain+0x88>
 800b8b0:	7ffb      	ldrb	r3, [r7, #31]
 800b8b2:	e01c      	b.n	800b8ee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b8b4:	69bb      	ldr	r3, [r7, #24]
 800b8b6:	691a      	ldr	r2, [r3, #16]
 800b8b8:	69bb      	ldr	r3, [r7, #24]
 800b8ba:	695b      	ldr	r3, [r3, #20]
 800b8bc:	3b02      	subs	r3, #2
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d20b      	bcs.n	800b8da <remove_chain+0xae>
			fs->free_clst++;
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	691b      	ldr	r3, [r3, #16]
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	791b      	ldrb	r3, [r3, #4]
 800b8d0:	f043 0301 	orr.w	r3, r3, #1
 800b8d4:	b2da      	uxtb	r2, r3
 800b8d6:	69bb      	ldr	r3, [r7, #24]
 800b8d8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b8de:	69bb      	ldr	r3, [r7, #24]
 800b8e0:	695b      	ldr	r3, [r3, #20]
 800b8e2:	68ba      	ldr	r2, [r7, #8]
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d3c6      	bcc.n	800b876 <remove_chain+0x4a>
 800b8e8:	e000      	b.n	800b8ec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b8ea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b8ec:	2300      	movs	r3, #0
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3720      	adds	r7, #32
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b8f6:	b580      	push	{r7, lr}
 800b8f8:	b088      	sub	sp, #32
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
 800b8fe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d10d      	bne.n	800b928 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	68db      	ldr	r3, [r3, #12]
 800b910:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b912:	69bb      	ldr	r3, [r7, #24]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d004      	beq.n	800b922 <create_chain+0x2c>
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	695b      	ldr	r3, [r3, #20]
 800b91c:	69ba      	ldr	r2, [r7, #24]
 800b91e:	429a      	cmp	r2, r3
 800b920:	d31b      	bcc.n	800b95a <create_chain+0x64>
 800b922:	2301      	movs	r3, #1
 800b924:	61bb      	str	r3, [r7, #24]
 800b926:	e018      	b.n	800b95a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b928:	6839      	ldr	r1, [r7, #0]
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f7ff fded 	bl	800b50a <get_fat>
 800b930:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2b01      	cmp	r3, #1
 800b936:	d801      	bhi.n	800b93c <create_chain+0x46>
 800b938:	2301      	movs	r3, #1
 800b93a:	e070      	b.n	800ba1e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b942:	d101      	bne.n	800b948 <create_chain+0x52>
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	e06a      	b.n	800ba1e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	695b      	ldr	r3, [r3, #20]
 800b94c:	68fa      	ldr	r2, [r7, #12]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d201      	bcs.n	800b956 <create_chain+0x60>
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	e063      	b.n	800ba1e <create_chain+0x128>
		scl = clst;
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b95a:	69bb      	ldr	r3, [r7, #24]
 800b95c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	3301      	adds	r3, #1
 800b962:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	695b      	ldr	r3, [r3, #20]
 800b968:	69fa      	ldr	r2, [r7, #28]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d307      	bcc.n	800b97e <create_chain+0x88>
				ncl = 2;
 800b96e:	2302      	movs	r3, #2
 800b970:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b972:	69fa      	ldr	r2, [r7, #28]
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	429a      	cmp	r2, r3
 800b978:	d901      	bls.n	800b97e <create_chain+0x88>
 800b97a:	2300      	movs	r3, #0
 800b97c:	e04f      	b.n	800ba1e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b97e:	69f9      	ldr	r1, [r7, #28]
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f7ff fdc2 	bl	800b50a <get_fat>
 800b986:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d00e      	beq.n	800b9ac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	2b01      	cmp	r3, #1
 800b992:	d003      	beq.n	800b99c <create_chain+0xa6>
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99a:	d101      	bne.n	800b9a0 <create_chain+0xaa>
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	e03e      	b.n	800ba1e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b9a0:	69fa      	ldr	r2, [r7, #28]
 800b9a2:	69bb      	ldr	r3, [r7, #24]
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d1da      	bne.n	800b95e <create_chain+0x68>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	e038      	b.n	800ba1e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b9ac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b2:	69f9      	ldr	r1, [r7, #28]
 800b9b4:	6938      	ldr	r0, [r7, #16]
 800b9b6:	f7ff fe4f 	bl	800b658 <put_fat>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b9be:	7dfb      	ldrb	r3, [r7, #23]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d109      	bne.n	800b9d8 <create_chain+0xe2>
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d006      	beq.n	800b9d8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b9ca:	69fa      	ldr	r2, [r7, #28]
 800b9cc:	6839      	ldr	r1, [r7, #0]
 800b9ce:	6938      	ldr	r0, [r7, #16]
 800b9d0:	f7ff fe42 	bl	800b658 <put_fat>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b9d8:	7dfb      	ldrb	r3, [r7, #23]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d116      	bne.n	800ba0c <create_chain+0x116>
		fs->last_clst = ncl;
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	69fa      	ldr	r2, [r7, #28]
 800b9e2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	691a      	ldr	r2, [r3, #16]
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	695b      	ldr	r3, [r3, #20]
 800b9ec:	3b02      	subs	r3, #2
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d804      	bhi.n	800b9fc <create_chain+0x106>
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	691b      	ldr	r3, [r3, #16]
 800b9f6:	1e5a      	subs	r2, r3, #1
 800b9f8:	693b      	ldr	r3, [r7, #16]
 800b9fa:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	791b      	ldrb	r3, [r3, #4]
 800ba00:	f043 0301 	orr.w	r3, r3, #1
 800ba04:	b2da      	uxtb	r2, r3
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	711a      	strb	r2, [r3, #4]
 800ba0a:	e007      	b.n	800ba1c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ba0c:	7dfb      	ldrb	r3, [r7, #23]
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	d102      	bne.n	800ba18 <create_chain+0x122>
 800ba12:	f04f 33ff 	mov.w	r3, #4294967295
 800ba16:	e000      	b.n	800ba1a <create_chain+0x124>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ba1c:	69fb      	ldr	r3, [r7, #28]
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3720      	adds	r7, #32
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}

0800ba26 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ba26:	b480      	push	{r7}
 800ba28:	b087      	sub	sp, #28
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
 800ba2e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba3a:	3304      	adds	r3, #4
 800ba3c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	0a5b      	lsrs	r3, r3, #9
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	8952      	ldrh	r2, [r2, #10]
 800ba46:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba4a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	1d1a      	adds	r2, r3, #4
 800ba50:	613a      	str	r2, [r7, #16]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d101      	bne.n	800ba60 <clmt_clust+0x3a>
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	e010      	b.n	800ba82 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ba60:	697a      	ldr	r2, [r7, #20]
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d307      	bcc.n	800ba78 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ba68:	697a      	ldr	r2, [r7, #20]
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	1ad3      	subs	r3, r2, r3
 800ba6e:	617b      	str	r3, [r7, #20]
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	3304      	adds	r3, #4
 800ba74:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ba76:	e7e9      	b.n	800ba4c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ba78:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ba7a:	693b      	ldr	r3, [r7, #16]
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	4413      	add	r3, r2
}
 800ba82:	4618      	mov	r0, r3
 800ba84:	371c      	adds	r7, #28
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr

0800ba8e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b086      	sub	sp, #24
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	6078      	str	r0, [r7, #4]
 800ba96:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800baa4:	d204      	bcs.n	800bab0 <dir_sdi+0x22>
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	f003 031f 	and.w	r3, r3, #31
 800baac:	2b00      	cmp	r3, #0
 800baae:	d001      	beq.n	800bab4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800bab0:	2302      	movs	r3, #2
 800bab2:	e063      	b.n	800bb7c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	683a      	ldr	r2, [r7, #0]
 800bab8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d106      	bne.n	800bad4 <dir_sdi+0x46>
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d902      	bls.n	800bad4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bad2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d10c      	bne.n	800baf4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	095b      	lsrs	r3, r3, #5
 800bade:	693a      	ldr	r2, [r7, #16]
 800bae0:	8912      	ldrh	r2, [r2, #8]
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d301      	bcc.n	800baea <dir_sdi+0x5c>
 800bae6:	2302      	movs	r3, #2
 800bae8:	e048      	b.n	800bb7c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	61da      	str	r2, [r3, #28]
 800baf2:	e029      	b.n	800bb48 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	895b      	ldrh	r3, [r3, #10]
 800baf8:	025b      	lsls	r3, r3, #9
 800bafa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bafc:	e019      	b.n	800bb32 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6979      	ldr	r1, [r7, #20]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7ff fd01 	bl	800b50a <get_fat>
 800bb08:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb10:	d101      	bne.n	800bb16 <dir_sdi+0x88>
 800bb12:	2301      	movs	r3, #1
 800bb14:	e032      	b.n	800bb7c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d904      	bls.n	800bb26 <dir_sdi+0x98>
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	695b      	ldr	r3, [r3, #20]
 800bb20:	697a      	ldr	r2, [r7, #20]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d301      	bcc.n	800bb2a <dir_sdi+0x9c>
 800bb26:	2302      	movs	r3, #2
 800bb28:	e028      	b.n	800bb7c <dir_sdi+0xee>
			ofs -= csz;
 800bb2a:	683a      	ldr	r2, [r7, #0]
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	1ad3      	subs	r3, r2, r3
 800bb30:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bb32:	683a      	ldr	r2, [r7, #0]
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d2e1      	bcs.n	800bafe <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800bb3a:	6979      	ldr	r1, [r7, #20]
 800bb3c:	6938      	ldr	r0, [r7, #16]
 800bb3e:	f7ff fcc5 	bl	800b4cc <clust2sect>
 800bb42:	4602      	mov	r2, r0
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	697a      	ldr	r2, [r7, #20]
 800bb4c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	69db      	ldr	r3, [r3, #28]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d101      	bne.n	800bb5a <dir_sdi+0xcc>
 800bb56:	2302      	movs	r3, #2
 800bb58:	e010      	b.n	800bb7c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	69da      	ldr	r2, [r3, #28]
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	0a5b      	lsrs	r3, r3, #9
 800bb62:	441a      	add	r2, r3
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb74:	441a      	add	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bb7a:	2300      	movs	r3, #0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3718      	adds	r7, #24
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	695b      	ldr	r3, [r3, #20]
 800bb98:	3320      	adds	r3, #32
 800bb9a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	69db      	ldr	r3, [r3, #28]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d003      	beq.n	800bbac <dir_next+0x28>
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bbaa:	d301      	bcc.n	800bbb0 <dir_next+0x2c>
 800bbac:	2304      	movs	r3, #4
 800bbae:	e0aa      	b.n	800bd06 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	f040 8098 	bne.w	800bcec <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	69db      	ldr	r3, [r3, #28]
 800bbc0:	1c5a      	adds	r2, r3, #1
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	699b      	ldr	r3, [r3, #24]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d10b      	bne.n	800bbe6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	095b      	lsrs	r3, r3, #5
 800bbd2:	68fa      	ldr	r2, [r7, #12]
 800bbd4:	8912      	ldrh	r2, [r2, #8]
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	f0c0 8088 	bcc.w	800bcec <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	61da      	str	r2, [r3, #28]
 800bbe2:	2304      	movs	r3, #4
 800bbe4:	e08f      	b.n	800bd06 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	0a5b      	lsrs	r3, r3, #9
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	8952      	ldrh	r2, [r2, #10]
 800bbee:	3a01      	subs	r2, #1
 800bbf0:	4013      	ands	r3, r2
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d17a      	bne.n	800bcec <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bbf6:	687a      	ldr	r2, [r7, #4]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	4610      	mov	r0, r2
 800bc00:	f7ff fc83 	bl	800b50a <get_fat>
 800bc04:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d801      	bhi.n	800bc10 <dir_next+0x8c>
 800bc0c:	2302      	movs	r3, #2
 800bc0e:	e07a      	b.n	800bd06 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc16:	d101      	bne.n	800bc1c <dir_next+0x98>
 800bc18:	2301      	movs	r3, #1
 800bc1a:	e074      	b.n	800bd06 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	695b      	ldr	r3, [r3, #20]
 800bc20:	697a      	ldr	r2, [r7, #20]
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d358      	bcc.n	800bcd8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d104      	bne.n	800bc36 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	61da      	str	r2, [r3, #28]
 800bc32:	2304      	movs	r3, #4
 800bc34:	e067      	b.n	800bd06 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	699b      	ldr	r3, [r3, #24]
 800bc3c:	4619      	mov	r1, r3
 800bc3e:	4610      	mov	r0, r2
 800bc40:	f7ff fe59 	bl	800b8f6 <create_chain>
 800bc44:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d101      	bne.n	800bc50 <dir_next+0xcc>
 800bc4c:	2307      	movs	r3, #7
 800bc4e:	e05a      	b.n	800bd06 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	2b01      	cmp	r3, #1
 800bc54:	d101      	bne.n	800bc5a <dir_next+0xd6>
 800bc56:	2302      	movs	r3, #2
 800bc58:	e055      	b.n	800bd06 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc60:	d101      	bne.n	800bc66 <dir_next+0xe2>
 800bc62:	2301      	movs	r3, #1
 800bc64:	e04f      	b.n	800bd06 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	f7ff fb50 	bl	800b30c <sync_window>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d001      	beq.n	800bc76 <dir_next+0xf2>
 800bc72:	2301      	movs	r3, #1
 800bc74:	e047      	b.n	800bd06 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	3330      	adds	r3, #48	@ 0x30
 800bc7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc7e:	2100      	movs	r1, #0
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7ff f97a 	bl	800af7a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bc86:	2300      	movs	r3, #0
 800bc88:	613b      	str	r3, [r7, #16]
 800bc8a:	6979      	ldr	r1, [r7, #20]
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	f7ff fc1d 	bl	800b4cc <clust2sect>
 800bc92:	4602      	mov	r2, r0
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	62da      	str	r2, [r3, #44]	@ 0x2c
 800bc98:	e012      	b.n	800bcc0 <dir_next+0x13c>
						fs->wflag = 1;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2201      	movs	r2, #1
 800bc9e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bca0:	68f8      	ldr	r0, [r7, #12]
 800bca2:	f7ff fb33 	bl	800b30c <sync_window>
 800bca6:	4603      	mov	r3, r0
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d001      	beq.n	800bcb0 <dir_next+0x12c>
 800bcac:	2301      	movs	r3, #1
 800bcae:	e02a      	b.n	800bd06 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	613b      	str	r3, [r7, #16]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcba:	1c5a      	adds	r2, r3, #1
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	62da      	str	r2, [r3, #44]	@ 0x2c
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	895b      	ldrh	r3, [r3, #10]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d3e6      	bcc.n	800bc9a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	1ad2      	subs	r2, r2, r3
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800bcde:	6979      	ldr	r1, [r7, #20]
 800bce0:	68f8      	ldr	r0, [r7, #12]
 800bce2:	f7ff fbf3 	bl	800b4cc <clust2sect>
 800bce6:	4602      	mov	r2, r0
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	68ba      	ldr	r2, [r7, #8]
 800bcf0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcfe:	441a      	add	r2, r3
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bd04:	2300      	movs	r3, #0
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3718      	adds	r7, #24
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}

0800bd0e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bd0e:	b580      	push	{r7, lr}
 800bd10:	b086      	sub	sp, #24
 800bd12:	af00      	add	r7, sp, #0
 800bd14:	6078      	str	r0, [r7, #4]
 800bd16:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bd1e:	2100      	movs	r1, #0
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f7ff feb4 	bl	800ba8e <dir_sdi>
 800bd26:	4603      	mov	r3, r0
 800bd28:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bd2a:	7dfb      	ldrb	r3, [r7, #23]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d12b      	bne.n	800bd88 <dir_alloc+0x7a>
		n = 0;
 800bd30:	2300      	movs	r3, #0
 800bd32:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	69db      	ldr	r3, [r3, #28]
 800bd38:	4619      	mov	r1, r3
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	f7ff fb2a 	bl	800b394 <move_window>
 800bd40:	4603      	mov	r3, r0
 800bd42:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bd44:	7dfb      	ldrb	r3, [r7, #23]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d11d      	bne.n	800bd86 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a1b      	ldr	r3, [r3, #32]
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	2be5      	cmp	r3, #229	@ 0xe5
 800bd52:	d004      	beq.n	800bd5e <dir_alloc+0x50>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a1b      	ldr	r3, [r3, #32]
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d107      	bne.n	800bd6e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	3301      	adds	r3, #1
 800bd62:	613b      	str	r3, [r7, #16]
 800bd64:	693a      	ldr	r2, [r7, #16]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	429a      	cmp	r2, r3
 800bd6a:	d102      	bne.n	800bd72 <dir_alloc+0x64>
 800bd6c:	e00c      	b.n	800bd88 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bd6e:	2300      	movs	r3, #0
 800bd70:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bd72:	2101      	movs	r1, #1
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7ff ff05 	bl	800bb84 <dir_next>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bd7e:	7dfb      	ldrb	r3, [r7, #23]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d0d7      	beq.n	800bd34 <dir_alloc+0x26>
 800bd84:	e000      	b.n	800bd88 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800bd86:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bd88:	7dfb      	ldrb	r3, [r7, #23]
 800bd8a:	2b04      	cmp	r3, #4
 800bd8c:	d101      	bne.n	800bd92 <dir_alloc+0x84>
 800bd8e:	2307      	movs	r3, #7
 800bd90:	75fb      	strb	r3, [r7, #23]
	return res;
 800bd92:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3718      	adds	r7, #24
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	331a      	adds	r3, #26
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7ff f842 	bl	800ae34 <ld_word>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	2b03      	cmp	r3, #3
 800bdba:	d109      	bne.n	800bdd0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	3314      	adds	r3, #20
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7ff f837 	bl	800ae34 <ld_word>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	041b      	lsls	r3, r3, #16
 800bdca:	68fa      	ldr	r2, [r7, #12]
 800bdcc:	4313      	orrs	r3, r2
 800bdce:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	b084      	sub	sp, #16
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	60f8      	str	r0, [r7, #12]
 800bde2:	60b9      	str	r1, [r7, #8]
 800bde4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	331a      	adds	r3, #26
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	b292      	uxth	r2, r2
 800bdee:	4611      	mov	r1, r2
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f7ff f85a 	bl	800aeaa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	2b03      	cmp	r3, #3
 800bdfc:	d109      	bne.n	800be12 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	f103 0214 	add.w	r2, r3, #20
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	0c1b      	lsrs	r3, r3, #16
 800be08:	b29b      	uxth	r3, r3
 800be0a:	4619      	mov	r1, r3
 800be0c:	4610      	mov	r0, r2
 800be0e:	f7ff f84c 	bl	800aeaa <st_word>
	}
}
 800be12:	bf00      	nop
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}

0800be1a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800be1a:	b580      	push	{r7, lr}
 800be1c:	b086      	sub	sp, #24
 800be1e:	af00      	add	r7, sp, #0
 800be20:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800be28:	2100      	movs	r1, #0
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7ff fe2f 	bl	800ba8e <dir_sdi>
 800be30:	4603      	mov	r3, r0
 800be32:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800be34:	7dfb      	ldrb	r3, [r7, #23]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d001      	beq.n	800be3e <dir_find+0x24>
 800be3a:	7dfb      	ldrb	r3, [r7, #23]
 800be3c:	e03e      	b.n	800bebc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	69db      	ldr	r3, [r3, #28]
 800be42:	4619      	mov	r1, r3
 800be44:	6938      	ldr	r0, [r7, #16]
 800be46:	f7ff faa5 	bl	800b394 <move_window>
 800be4a:	4603      	mov	r3, r0
 800be4c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800be4e:	7dfb      	ldrb	r3, [r7, #23]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d12f      	bne.n	800beb4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6a1b      	ldr	r3, [r3, #32]
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d102      	bne.n	800be68 <dir_find+0x4e>
 800be62:	2304      	movs	r3, #4
 800be64:	75fb      	strb	r3, [r7, #23]
 800be66:	e028      	b.n	800beba <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6a1b      	ldr	r3, [r3, #32]
 800be6c:	330b      	adds	r3, #11
 800be6e:	781b      	ldrb	r3, [r3, #0]
 800be70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be74:	b2da      	uxtb	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6a1b      	ldr	r3, [r3, #32]
 800be7e:	330b      	adds	r3, #11
 800be80:	781b      	ldrb	r3, [r3, #0]
 800be82:	f003 0308 	and.w	r3, r3, #8
 800be86:	2b00      	cmp	r3, #0
 800be88:	d10a      	bne.n	800bea0 <dir_find+0x86>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a18      	ldr	r0, [r3, #32]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	3324      	adds	r3, #36	@ 0x24
 800be92:	220b      	movs	r2, #11
 800be94:	4619      	mov	r1, r3
 800be96:	f7ff f88b 	bl	800afb0 <mem_cmp>
 800be9a:	4603      	mov	r3, r0
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d00b      	beq.n	800beb8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bea0:	2100      	movs	r1, #0
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f7ff fe6e 	bl	800bb84 <dir_next>
 800bea8:	4603      	mov	r3, r0
 800beaa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800beac:	7dfb      	ldrb	r3, [r7, #23]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d0c5      	beq.n	800be3e <dir_find+0x24>
 800beb2:	e002      	b.n	800beba <dir_find+0xa0>
		if (res != FR_OK) break;
 800beb4:	bf00      	nop
 800beb6:	e000      	b.n	800beba <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800beb8:	bf00      	nop

	return res;
 800beba:	7dfb      	ldrb	r3, [r7, #23]
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3718      	adds	r7, #24
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bed2:	2101      	movs	r1, #1
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f7ff ff1a 	bl	800bd0e <dir_alloc>
 800beda:	4603      	mov	r3, r0
 800bedc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bede:	7bfb      	ldrb	r3, [r7, #15]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d11c      	bne.n	800bf1e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	69db      	ldr	r3, [r3, #28]
 800bee8:	4619      	mov	r1, r3
 800beea:	68b8      	ldr	r0, [r7, #8]
 800beec:	f7ff fa52 	bl	800b394 <move_window>
 800bef0:	4603      	mov	r3, r0
 800bef2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bef4:	7bfb      	ldrb	r3, [r7, #15]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d111      	bne.n	800bf1e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a1b      	ldr	r3, [r3, #32]
 800befe:	2220      	movs	r2, #32
 800bf00:	2100      	movs	r1, #0
 800bf02:	4618      	mov	r0, r3
 800bf04:	f7ff f839 	bl	800af7a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6a18      	ldr	r0, [r3, #32]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	3324      	adds	r3, #36	@ 0x24
 800bf10:	220b      	movs	r2, #11
 800bf12:	4619      	mov	r1, r3
 800bf14:	f7ff f810 	bl	800af38 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bf1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3710      	adds	r7, #16
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b088      	sub	sp, #32
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	60fb      	str	r3, [r7, #12]
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	3324      	adds	r3, #36	@ 0x24
 800bf3c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bf3e:	220b      	movs	r2, #11
 800bf40:	2120      	movs	r1, #32
 800bf42:	68b8      	ldr	r0, [r7, #8]
 800bf44:	f7ff f819 	bl	800af7a <mem_set>
	si = i = 0; ni = 8;
 800bf48:	2300      	movs	r3, #0
 800bf4a:	613b      	str	r3, [r7, #16]
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	61fb      	str	r3, [r7, #28]
 800bf50:	2308      	movs	r3, #8
 800bf52:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	1c5a      	adds	r2, r3, #1
 800bf58:	61fa      	str	r2, [r7, #28]
 800bf5a:	68fa      	ldr	r2, [r7, #12]
 800bf5c:	4413      	add	r3, r2
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bf62:	7efb      	ldrb	r3, [r7, #27]
 800bf64:	2b20      	cmp	r3, #32
 800bf66:	d94e      	bls.n	800c006 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bf68:	7efb      	ldrb	r3, [r7, #27]
 800bf6a:	2b2f      	cmp	r3, #47	@ 0x2f
 800bf6c:	d006      	beq.n	800bf7c <create_name+0x54>
 800bf6e:	7efb      	ldrb	r3, [r7, #27]
 800bf70:	2b5c      	cmp	r3, #92	@ 0x5c
 800bf72:	d110      	bne.n	800bf96 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bf74:	e002      	b.n	800bf7c <create_name+0x54>
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	61fb      	str	r3, [r7, #28]
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	69fb      	ldr	r3, [r7, #28]
 800bf80:	4413      	add	r3, r2
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	2b2f      	cmp	r3, #47	@ 0x2f
 800bf86:	d0f6      	beq.n	800bf76 <create_name+0x4e>
 800bf88:	68fa      	ldr	r2, [r7, #12]
 800bf8a:	69fb      	ldr	r3, [r7, #28]
 800bf8c:	4413      	add	r3, r2
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	2b5c      	cmp	r3, #92	@ 0x5c
 800bf92:	d0f0      	beq.n	800bf76 <create_name+0x4e>
			break;
 800bf94:	e038      	b.n	800c008 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bf96:	7efb      	ldrb	r3, [r7, #27]
 800bf98:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf9a:	d003      	beq.n	800bfa4 <create_name+0x7c>
 800bf9c:	693a      	ldr	r2, [r7, #16]
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d30c      	bcc.n	800bfbe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	2b0b      	cmp	r3, #11
 800bfa8:	d002      	beq.n	800bfb0 <create_name+0x88>
 800bfaa:	7efb      	ldrb	r3, [r7, #27]
 800bfac:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfae:	d001      	beq.n	800bfb4 <create_name+0x8c>
 800bfb0:	2306      	movs	r3, #6
 800bfb2:	e044      	b.n	800c03e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bfb4:	2308      	movs	r3, #8
 800bfb6:	613b      	str	r3, [r7, #16]
 800bfb8:	230b      	movs	r3, #11
 800bfba:	617b      	str	r3, [r7, #20]
			continue;
 800bfbc:	e022      	b.n	800c004 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bfbe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	da04      	bge.n	800bfd0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bfc6:	7efb      	ldrb	r3, [r7, #27]
 800bfc8:	3b80      	subs	r3, #128	@ 0x80
 800bfca:	4a1f      	ldr	r2, [pc, #124]	@ (800c048 <create_name+0x120>)
 800bfcc:	5cd3      	ldrb	r3, [r2, r3]
 800bfce:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bfd0:	7efb      	ldrb	r3, [r7, #27]
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	481d      	ldr	r0, [pc, #116]	@ (800c04c <create_name+0x124>)
 800bfd6:	f7ff f812 	bl	800affe <chk_chr>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d001      	beq.n	800bfe4 <create_name+0xbc>
 800bfe0:	2306      	movs	r3, #6
 800bfe2:	e02c      	b.n	800c03e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bfe4:	7efb      	ldrb	r3, [r7, #27]
 800bfe6:	2b60      	cmp	r3, #96	@ 0x60
 800bfe8:	d905      	bls.n	800bff6 <create_name+0xce>
 800bfea:	7efb      	ldrb	r3, [r7, #27]
 800bfec:	2b7a      	cmp	r3, #122	@ 0x7a
 800bfee:	d802      	bhi.n	800bff6 <create_name+0xce>
 800bff0:	7efb      	ldrb	r3, [r7, #27]
 800bff2:	3b20      	subs	r3, #32
 800bff4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	1c5a      	adds	r2, r3, #1
 800bffa:	613a      	str	r2, [r7, #16]
 800bffc:	68ba      	ldr	r2, [r7, #8]
 800bffe:	4413      	add	r3, r2
 800c000:	7efa      	ldrb	r2, [r7, #27]
 800c002:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c004:	e7a6      	b.n	800bf54 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c006:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c008:	68fa      	ldr	r2, [r7, #12]
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	441a      	add	r2, r3
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d101      	bne.n	800c01c <create_name+0xf4>
 800c018:	2306      	movs	r3, #6
 800c01a:	e010      	b.n	800c03e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	2be5      	cmp	r3, #229	@ 0xe5
 800c022:	d102      	bne.n	800c02a <create_name+0x102>
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	2205      	movs	r2, #5
 800c028:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c02a:	7efb      	ldrb	r3, [r7, #27]
 800c02c:	2b20      	cmp	r3, #32
 800c02e:	d801      	bhi.n	800c034 <create_name+0x10c>
 800c030:	2204      	movs	r2, #4
 800c032:	e000      	b.n	800c036 <create_name+0x10e>
 800c034:	2200      	movs	r2, #0
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	330b      	adds	r3, #11
 800c03a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c03c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3720      	adds	r7, #32
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}
 800c046:	bf00      	nop
 800c048:	0801098c 	.word	0x0801098c
 800c04c:	08010914 	.word	0x08010914

0800c050 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b086      	sub	sp, #24
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c064:	e002      	b.n	800c06c <follow_path+0x1c>
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	3301      	adds	r3, #1
 800c06a:	603b      	str	r3, [r7, #0]
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	2b2f      	cmp	r3, #47	@ 0x2f
 800c072:	d0f8      	beq.n	800c066 <follow_path+0x16>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	2b5c      	cmp	r3, #92	@ 0x5c
 800c07a:	d0f4      	beq.n	800c066 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	2200      	movs	r2, #0
 800c080:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	781b      	ldrb	r3, [r3, #0]
 800c086:	2b1f      	cmp	r3, #31
 800c088:	d80a      	bhi.n	800c0a0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2280      	movs	r2, #128	@ 0x80
 800c08e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c092:	2100      	movs	r1, #0
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f7ff fcfa 	bl	800ba8e <dir_sdi>
 800c09a:	4603      	mov	r3, r0
 800c09c:	75fb      	strb	r3, [r7, #23]
 800c09e:	e043      	b.n	800c128 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c0a0:	463b      	mov	r3, r7
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f7ff ff3f 	bl	800bf28 <create_name>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c0ae:	7dfb      	ldrb	r3, [r7, #23]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d134      	bne.n	800c11e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f7ff feb0 	bl	800be1a <dir_find>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c0c4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c0c6:	7dfb      	ldrb	r3, [r7, #23]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d00a      	beq.n	800c0e2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c0cc:	7dfb      	ldrb	r3, [r7, #23]
 800c0ce:	2b04      	cmp	r3, #4
 800c0d0:	d127      	bne.n	800c122 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c0d2:	7afb      	ldrb	r3, [r7, #11]
 800c0d4:	f003 0304 	and.w	r3, r3, #4
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d122      	bne.n	800c122 <follow_path+0xd2>
 800c0dc:	2305      	movs	r3, #5
 800c0de:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c0e0:	e01f      	b.n	800c122 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c0e2:	7afb      	ldrb	r3, [r7, #11]
 800c0e4:	f003 0304 	and.w	r3, r3, #4
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d11c      	bne.n	800c126 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	799b      	ldrb	r3, [r3, #6]
 800c0f0:	f003 0310 	and.w	r3, r3, #16
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d102      	bne.n	800c0fe <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c0f8:	2305      	movs	r3, #5
 800c0fa:	75fb      	strb	r3, [r7, #23]
 800c0fc:	e014      	b.n	800c128 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	695b      	ldr	r3, [r3, #20]
 800c108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c10c:	4413      	add	r3, r2
 800c10e:	4619      	mov	r1, r3
 800c110:	68f8      	ldr	r0, [r7, #12]
 800c112:	f7ff fe43 	bl	800bd9c <ld_clust>
 800c116:	4602      	mov	r2, r0
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c11c:	e7c0      	b.n	800c0a0 <follow_path+0x50>
			if (res != FR_OK) break;
 800c11e:	bf00      	nop
 800c120:	e002      	b.n	800c128 <follow_path+0xd8>
				break;
 800c122:	bf00      	nop
 800c124:	e000      	b.n	800c128 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c126:	bf00      	nop
			}
		}
	}

	return res;
 800c128:	7dfb      	ldrb	r3, [r7, #23]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3718      	adds	r7, #24
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}

0800c132 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c132:	b480      	push	{r7}
 800c134:	b087      	sub	sp, #28
 800c136:	af00      	add	r7, sp, #0
 800c138:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c13a:	f04f 33ff 	mov.w	r3, #4294967295
 800c13e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d031      	beq.n	800c1ac <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	617b      	str	r3, [r7, #20]
 800c14e:	e002      	b.n	800c156 <get_ldnumber+0x24>
 800c150:	697b      	ldr	r3, [r7, #20]
 800c152:	3301      	adds	r3, #1
 800c154:	617b      	str	r3, [r7, #20]
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	2b20      	cmp	r3, #32
 800c15c:	d903      	bls.n	800c166 <get_ldnumber+0x34>
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	2b3a      	cmp	r3, #58	@ 0x3a
 800c164:	d1f4      	bne.n	800c150 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c166:	697b      	ldr	r3, [r7, #20]
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	2b3a      	cmp	r3, #58	@ 0x3a
 800c16c:	d11c      	bne.n	800c1a8 <get_ldnumber+0x76>
			tp = *path;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	1c5a      	adds	r2, r3, #1
 800c178:	60fa      	str	r2, [r7, #12]
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	3b30      	subs	r3, #48	@ 0x30
 800c17e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	2b09      	cmp	r3, #9
 800c184:	d80e      	bhi.n	800c1a4 <get_ldnumber+0x72>
 800c186:	68fa      	ldr	r2, [r7, #12]
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d10a      	bne.n	800c1a4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d107      	bne.n	800c1a4 <get_ldnumber+0x72>
					vol = (int)i;
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	3301      	adds	r3, #1
 800c19c:	617b      	str	r3, [r7, #20]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	697a      	ldr	r2, [r7, #20]
 800c1a2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	e002      	b.n	800c1ae <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c1ac:	693b      	ldr	r3, [r7, #16]
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	371c      	adds	r7, #28
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr
	...

0800c1bc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b082      	sub	sp, #8
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	70da      	strb	r2, [r3, #3]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800c1d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c1d4:	6839      	ldr	r1, [r7, #0]
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f7ff f8dc 	bl	800b394 <move_window>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <check_fs+0x2a>
 800c1e2:	2304      	movs	r3, #4
 800c1e4:	e038      	b.n	800c258 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	3330      	adds	r3, #48	@ 0x30
 800c1ea:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7fe fe20 	bl	800ae34 <ld_word>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d001      	beq.n	800c204 <check_fs+0x48>
 800c200:	2303      	movs	r3, #3
 800c202:	e029      	b.n	800c258 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c20a:	2be9      	cmp	r3, #233	@ 0xe9
 800c20c:	d009      	beq.n	800c222 <check_fs+0x66>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c214:	2beb      	cmp	r3, #235	@ 0xeb
 800c216:	d11e      	bne.n	800c256 <check_fs+0x9a>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c21e:	2b90      	cmp	r3, #144	@ 0x90
 800c220:	d119      	bne.n	800c256 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	3330      	adds	r3, #48	@ 0x30
 800c226:	3336      	adds	r3, #54	@ 0x36
 800c228:	4618      	mov	r0, r3
 800c22a:	f7fe fe1b 	bl	800ae64 <ld_dword>
 800c22e:	4603      	mov	r3, r0
 800c230:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c234:	4a0a      	ldr	r2, [pc, #40]	@ (800c260 <check_fs+0xa4>)
 800c236:	4293      	cmp	r3, r2
 800c238:	d101      	bne.n	800c23e <check_fs+0x82>
 800c23a:	2300      	movs	r3, #0
 800c23c:	e00c      	b.n	800c258 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	3330      	adds	r3, #48	@ 0x30
 800c242:	3352      	adds	r3, #82	@ 0x52
 800c244:	4618      	mov	r0, r3
 800c246:	f7fe fe0d 	bl	800ae64 <ld_dword>
 800c24a:	4603      	mov	r3, r0
 800c24c:	4a05      	ldr	r2, [pc, #20]	@ (800c264 <check_fs+0xa8>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d101      	bne.n	800c256 <check_fs+0x9a>
 800c252:	2300      	movs	r3, #0
 800c254:	e000      	b.n	800c258 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c256:	2302      	movs	r3, #2
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3708      	adds	r7, #8
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd80      	pop	{r7, pc}
 800c260:	00544146 	.word	0x00544146
 800c264:	33544146 	.word	0x33544146

0800c268 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b096      	sub	sp, #88	@ 0x58
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	60f8      	str	r0, [r7, #12]
 800c270:	60b9      	str	r1, [r7, #8]
 800c272:	4613      	mov	r3, r2
 800c274:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	2200      	movs	r2, #0
 800c27a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c27c:	68f8      	ldr	r0, [r7, #12]
 800c27e:	f7ff ff58 	bl	800c132 <get_ldnumber>
 800c282:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c286:	2b00      	cmp	r3, #0
 800c288:	da01      	bge.n	800c28e <find_volume+0x26>
 800c28a:	230b      	movs	r3, #11
 800c28c:	e22d      	b.n	800c6ea <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c28e:	4aa1      	ldr	r2, [pc, #644]	@ (800c514 <find_volume+0x2ac>)
 800c290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c296:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d101      	bne.n	800c2a2 <find_volume+0x3a>
 800c29e:	230c      	movs	r3, #12
 800c2a0:	e223      	b.n	800c6ea <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2a6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c2a8:	79fb      	ldrb	r3, [r7, #7]
 800c2aa:	f023 0301 	bic.w	r3, r3, #1
 800c2ae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b2:	781b      	ldrb	r3, [r3, #0]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d01a      	beq.n	800c2ee <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ba:	785b      	ldrb	r3, [r3, #1]
 800c2bc:	4618      	mov	r0, r3
 800c2be:	f7fe fd1b 	bl	800acf8 <disk_status>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c2c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c2cc:	f003 0301 	and.w	r3, r3, #1
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d10c      	bne.n	800c2ee <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c2d4:	79fb      	ldrb	r3, [r7, #7]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d007      	beq.n	800c2ea <find_volume+0x82>
 800c2da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c2de:	f003 0304 	and.w	r3, r3, #4
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d001      	beq.n	800c2ea <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c2e6:	230a      	movs	r3, #10
 800c2e8:	e1ff      	b.n	800c6ea <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	e1fd      	b.n	800c6ea <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c2f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2f6:	b2da      	uxtb	r2, r3
 800c2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2fa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2fe:	785b      	ldrb	r3, [r3, #1]
 800c300:	4618      	mov	r0, r3
 800c302:	f7fe fd13 	bl	800ad2c <disk_initialize>
 800c306:	4603      	mov	r3, r0
 800c308:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c30c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c310:	f003 0301 	and.w	r3, r3, #1
 800c314:	2b00      	cmp	r3, #0
 800c316:	d001      	beq.n	800c31c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c318:	2303      	movs	r3, #3
 800c31a:	e1e6      	b.n	800c6ea <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c31c:	79fb      	ldrb	r3, [r7, #7]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d007      	beq.n	800c332 <find_volume+0xca>
 800c322:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c326:	f003 0304 	and.w	r3, r3, #4
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d001      	beq.n	800c332 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c32e:	230a      	movs	r3, #10
 800c330:	e1db      	b.n	800c6ea <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c332:	2300      	movs	r3, #0
 800c334:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c336:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c338:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c33a:	f7ff ff3f 	bl	800c1bc <check_fs>
 800c33e:	4603      	mov	r3, r0
 800c340:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c344:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c348:	2b02      	cmp	r3, #2
 800c34a:	d149      	bne.n	800c3e0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c34c:	2300      	movs	r3, #0
 800c34e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c350:	e01e      	b.n	800c390 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c354:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c35a:	011b      	lsls	r3, r3, #4
 800c35c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c360:	4413      	add	r3, r2
 800c362:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c366:	3304      	adds	r3, #4
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d006      	beq.n	800c37c <find_volume+0x114>
 800c36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c370:	3308      	adds	r3, #8
 800c372:	4618      	mov	r0, r3
 800c374:	f7fe fd76 	bl	800ae64 <ld_dword>
 800c378:	4602      	mov	r2, r0
 800c37a:	e000      	b.n	800c37e <find_volume+0x116>
 800c37c:	2200      	movs	r2, #0
 800c37e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	3358      	adds	r3, #88	@ 0x58
 800c384:	443b      	add	r3, r7
 800c386:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c38a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c38c:	3301      	adds	r3, #1
 800c38e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c392:	2b03      	cmp	r3, #3
 800c394:	d9dd      	bls.n	800c352 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c396:	2300      	movs	r3, #0
 800c398:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c39a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d002      	beq.n	800c3a6 <find_volume+0x13e>
 800c3a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3a2:	3b01      	subs	r3, #1
 800c3a4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c3a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3a8:	009b      	lsls	r3, r3, #2
 800c3aa:	3358      	adds	r3, #88	@ 0x58
 800c3ac:	443b      	add	r3, r7
 800c3ae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c3b2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c3b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d005      	beq.n	800c3c6 <find_volume+0x15e>
 800c3ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c3bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c3be:	f7ff fefd 	bl	800c1bc <check_fs>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	e000      	b.n	800c3c8 <find_volume+0x160>
 800c3c6:	2303      	movs	r3, #3
 800c3c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c3cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c3d0:	2b01      	cmp	r3, #1
 800c3d2:	d905      	bls.n	800c3e0 <find_volume+0x178>
 800c3d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3dc:	2b03      	cmp	r3, #3
 800c3de:	d9e2      	bls.n	800c3a6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c3e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c3e4:	2b04      	cmp	r3, #4
 800c3e6:	d101      	bne.n	800c3ec <find_volume+0x184>
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	e17e      	b.n	800c6ea <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c3ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d901      	bls.n	800c3f8 <find_volume+0x190>
 800c3f4:	230d      	movs	r3, #13
 800c3f6:	e178      	b.n	800c6ea <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3fa:	3330      	adds	r3, #48	@ 0x30
 800c3fc:	330b      	adds	r3, #11
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7fe fd18 	bl	800ae34 <ld_word>
 800c404:	4603      	mov	r3, r0
 800c406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c40a:	d001      	beq.n	800c410 <find_volume+0x1a8>
 800c40c:	230d      	movs	r3, #13
 800c40e:	e16c      	b.n	800c6ea <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c412:	3330      	adds	r3, #48	@ 0x30
 800c414:	3316      	adds	r3, #22
 800c416:	4618      	mov	r0, r3
 800c418:	f7fe fd0c 	bl	800ae34 <ld_word>
 800c41c:	4603      	mov	r3, r0
 800c41e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c420:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c422:	2b00      	cmp	r3, #0
 800c424:	d106      	bne.n	800c434 <find_volume+0x1cc>
 800c426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c428:	3330      	adds	r3, #48	@ 0x30
 800c42a:	3324      	adds	r3, #36	@ 0x24
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7fe fd19 	bl	800ae64 <ld_dword>
 800c432:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c436:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c438:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c442:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c446:	789b      	ldrb	r3, [r3, #2]
 800c448:	2b01      	cmp	r3, #1
 800c44a:	d005      	beq.n	800c458 <find_volume+0x1f0>
 800c44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44e:	789b      	ldrb	r3, [r3, #2]
 800c450:	2b02      	cmp	r3, #2
 800c452:	d001      	beq.n	800c458 <find_volume+0x1f0>
 800c454:	230d      	movs	r3, #13
 800c456:	e148      	b.n	800c6ea <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45a:	789b      	ldrb	r3, [r3, #2]
 800c45c:	461a      	mov	r2, r3
 800c45e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c460:	fb02 f303 	mul.w	r3, r2, r3
 800c464:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c46c:	461a      	mov	r2, r3
 800c46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c470:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c474:	895b      	ldrh	r3, [r3, #10]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d008      	beq.n	800c48c <find_volume+0x224>
 800c47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c47c:	895b      	ldrh	r3, [r3, #10]
 800c47e:	461a      	mov	r2, r3
 800c480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c482:	895b      	ldrh	r3, [r3, #10]
 800c484:	3b01      	subs	r3, #1
 800c486:	4013      	ands	r3, r2
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d001      	beq.n	800c490 <find_volume+0x228>
 800c48c:	230d      	movs	r3, #13
 800c48e:	e12c      	b.n	800c6ea <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c492:	3330      	adds	r3, #48	@ 0x30
 800c494:	3311      	adds	r3, #17
 800c496:	4618      	mov	r0, r3
 800c498:	f7fe fccc 	bl	800ae34 <ld_word>
 800c49c:	4603      	mov	r3, r0
 800c49e:	461a      	mov	r2, r3
 800c4a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4a2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4a6:	891b      	ldrh	r3, [r3, #8]
 800c4a8:	f003 030f 	and.w	r3, r3, #15
 800c4ac:	b29b      	uxth	r3, r3
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d001      	beq.n	800c4b6 <find_volume+0x24e>
 800c4b2:	230d      	movs	r3, #13
 800c4b4:	e119      	b.n	800c6ea <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b8:	3330      	adds	r3, #48	@ 0x30
 800c4ba:	3313      	adds	r3, #19
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7fe fcb9 	bl	800ae34 <ld_word>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c4c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d106      	bne.n	800c4da <find_volume+0x272>
 800c4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ce:	3330      	adds	r3, #48	@ 0x30
 800c4d0:	3320      	adds	r3, #32
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7fe fcc6 	bl	800ae64 <ld_dword>
 800c4d8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4dc:	3330      	adds	r3, #48	@ 0x30
 800c4de:	330e      	adds	r3, #14
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f7fe fca7 	bl	800ae34 <ld_word>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c4ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d101      	bne.n	800c4f4 <find_volume+0x28c>
 800c4f0:	230d      	movs	r3, #13
 800c4f2:	e0fa      	b.n	800c6ea <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c4f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c4f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4f8:	4413      	add	r3, r2
 800c4fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c4fc:	8912      	ldrh	r2, [r2, #8]
 800c4fe:	0912      	lsrs	r2, r2, #4
 800c500:	b292      	uxth	r2, r2
 800c502:	4413      	add	r3, r2
 800c504:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c506:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d204      	bcs.n	800c518 <find_volume+0x2b0>
 800c50e:	230d      	movs	r3, #13
 800c510:	e0eb      	b.n	800c6ea <find_volume+0x482>
 800c512:	bf00      	nop
 800c514:	200055f4 	.word	0x200055f4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c518:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c51a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c520:	8952      	ldrh	r2, [r2, #10]
 800c522:	fbb3 f3f2 	udiv	r3, r3, r2
 800c526:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d101      	bne.n	800c532 <find_volume+0x2ca>
 800c52e:	230d      	movs	r3, #13
 800c530:	e0db      	b.n	800c6ea <find_volume+0x482>
		fmt = FS_FAT32;
 800c532:	2303      	movs	r3, #3
 800c534:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c53e:	4293      	cmp	r3, r2
 800c540:	d802      	bhi.n	800c548 <find_volume+0x2e0>
 800c542:	2302      	movs	r3, #2
 800c544:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c54e:	4293      	cmp	r3, r2
 800c550:	d802      	bhi.n	800c558 <find_volume+0x2f0>
 800c552:	2301      	movs	r3, #1
 800c554:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c55a:	1c9a      	adds	r2, r3, #2
 800c55c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c562:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c564:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c566:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c568:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c56a:	441a      	add	r2, r3
 800c56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c56e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c570:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c574:	441a      	add	r2, r3
 800c576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c578:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800c57a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c57e:	2b03      	cmp	r3, #3
 800c580:	d11e      	bne.n	800c5c0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c584:	3330      	adds	r3, #48	@ 0x30
 800c586:	332a      	adds	r3, #42	@ 0x2a
 800c588:	4618      	mov	r0, r3
 800c58a:	f7fe fc53 	bl	800ae34 <ld_word>
 800c58e:	4603      	mov	r3, r0
 800c590:	2b00      	cmp	r3, #0
 800c592:	d001      	beq.n	800c598 <find_volume+0x330>
 800c594:	230d      	movs	r3, #13
 800c596:	e0a8      	b.n	800c6ea <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c59a:	891b      	ldrh	r3, [r3, #8]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d001      	beq.n	800c5a4 <find_volume+0x33c>
 800c5a0:	230d      	movs	r3, #13
 800c5a2:	e0a2      	b.n	800c6ea <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a6:	3330      	adds	r3, #48	@ 0x30
 800c5a8:	332c      	adds	r3, #44	@ 0x2c
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f7fe fc5a 	bl	800ae64 <ld_dword>
 800c5b0:	4602      	mov	r2, r0
 800c5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c5b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b8:	695b      	ldr	r3, [r3, #20]
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5be:	e01f      	b.n	800c600 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c2:	891b      	ldrh	r3, [r3, #8]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d101      	bne.n	800c5cc <find_volume+0x364>
 800c5c8:	230d      	movs	r3, #13
 800c5ca:	e08e      	b.n	800c6ea <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ce:	6a1a      	ldr	r2, [r3, #32]
 800c5d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5d2:	441a      	add	r2, r3
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d6:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c5d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d103      	bne.n	800c5e8 <find_volume+0x380>
 800c5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e2:	695b      	ldr	r3, [r3, #20]
 800c5e4:	005b      	lsls	r3, r3, #1
 800c5e6:	e00a      	b.n	800c5fe <find_volume+0x396>
 800c5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ea:	695a      	ldr	r2, [r3, #20]
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	005b      	lsls	r3, r3, #1
 800c5f0:	4413      	add	r3, r2
 800c5f2:	085a      	lsrs	r2, r3, #1
 800c5f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5f6:	695b      	ldr	r3, [r3, #20]
 800c5f8:	f003 0301 	and.w	r3, r3, #1
 800c5fc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c5fe:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c602:	699a      	ldr	r2, [r3, #24]
 800c604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c606:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c60a:	0a5b      	lsrs	r3, r3, #9
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d201      	bcs.n	800c614 <find_volume+0x3ac>
 800c610:	230d      	movs	r3, #13
 800c612:	e06a      	b.n	800c6ea <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c616:	f04f 32ff 	mov.w	r2, #4294967295
 800c61a:	611a      	str	r2, [r3, #16]
 800c61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61e:	691a      	ldr	r2, [r3, #16]
 800c620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c622:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c626:	2280      	movs	r2, #128	@ 0x80
 800c628:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c62a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c62e:	2b03      	cmp	r3, #3
 800c630:	d149      	bne.n	800c6c6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c634:	3330      	adds	r3, #48	@ 0x30
 800c636:	3330      	adds	r3, #48	@ 0x30
 800c638:	4618      	mov	r0, r3
 800c63a:	f7fe fbfb 	bl	800ae34 <ld_word>
 800c63e:	4603      	mov	r3, r0
 800c640:	2b01      	cmp	r3, #1
 800c642:	d140      	bne.n	800c6c6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c646:	3301      	adds	r3, #1
 800c648:	4619      	mov	r1, r3
 800c64a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c64c:	f7fe fea2 	bl	800b394 <move_window>
 800c650:	4603      	mov	r3, r0
 800c652:	2b00      	cmp	r3, #0
 800c654:	d137      	bne.n	800c6c6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c658:	2200      	movs	r2, #0
 800c65a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65e:	3330      	adds	r3, #48	@ 0x30
 800c660:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c664:	4618      	mov	r0, r3
 800c666:	f7fe fbe5 	bl	800ae34 <ld_word>
 800c66a:	4603      	mov	r3, r0
 800c66c:	461a      	mov	r2, r3
 800c66e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c672:	429a      	cmp	r2, r3
 800c674:	d127      	bne.n	800c6c6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c678:	3330      	adds	r3, #48	@ 0x30
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7fe fbf2 	bl	800ae64 <ld_dword>
 800c680:	4603      	mov	r3, r0
 800c682:	4a1c      	ldr	r2, [pc, #112]	@ (800c6f4 <find_volume+0x48c>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d11e      	bne.n	800c6c6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68a:	3330      	adds	r3, #48	@ 0x30
 800c68c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c690:	4618      	mov	r0, r3
 800c692:	f7fe fbe7 	bl	800ae64 <ld_dword>
 800c696:	4603      	mov	r3, r0
 800c698:	4a17      	ldr	r2, [pc, #92]	@ (800c6f8 <find_volume+0x490>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d113      	bne.n	800c6c6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c69e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a0:	3330      	adds	r3, #48	@ 0x30
 800c6a2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f7fe fbdc 	bl	800ae64 <ld_dword>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c6b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b4:	3330      	adds	r3, #48	@ 0x30
 800c6b6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7fe fbd2 	bl	800ae64 <ld_dword>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c6cc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c6ce:	4b0b      	ldr	r3, [pc, #44]	@ (800c6fc <find_volume+0x494>)
 800c6d0:	881b      	ldrh	r3, [r3, #0]
 800c6d2:	3301      	adds	r3, #1
 800c6d4:	b29a      	uxth	r2, r3
 800c6d6:	4b09      	ldr	r3, [pc, #36]	@ (800c6fc <find_volume+0x494>)
 800c6d8:	801a      	strh	r2, [r3, #0]
 800c6da:	4b08      	ldr	r3, [pc, #32]	@ (800c6fc <find_volume+0x494>)
 800c6dc:	881a      	ldrh	r2, [r3, #0]
 800c6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c6e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c6e4:	f7fe fdee 	bl	800b2c4 <clear_lock>
#endif
	return FR_OK;
 800c6e8:	2300      	movs	r3, #0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3758      	adds	r7, #88	@ 0x58
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
 800c6f2:	bf00      	nop
 800c6f4:	41615252 	.word	0x41615252
 800c6f8:	61417272 	.word	0x61417272
 800c6fc:	200055f8 	.word	0x200055f8

0800c700 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b084      	sub	sp, #16
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
 800c708:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c70a:	2309      	movs	r3, #9
 800c70c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d01c      	beq.n	800c74e <validate+0x4e>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d018      	beq.n	800c74e <validate+0x4e>
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d013      	beq.n	800c74e <validate+0x4e>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	889a      	ldrh	r2, [r3, #4]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	88db      	ldrh	r3, [r3, #6]
 800c730:	429a      	cmp	r2, r3
 800c732:	d10c      	bne.n	800c74e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	785b      	ldrb	r3, [r3, #1]
 800c73a:	4618      	mov	r0, r3
 800c73c:	f7fe fadc 	bl	800acf8 <disk_status>
 800c740:	4603      	mov	r3, r0
 800c742:	f003 0301 	and.w	r3, r3, #1
 800c746:	2b00      	cmp	r3, #0
 800c748:	d101      	bne.n	800c74e <validate+0x4e>
			res = FR_OK;
 800c74a:	2300      	movs	r3, #0
 800c74c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c74e:	7bfb      	ldrb	r3, [r7, #15]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d102      	bne.n	800c75a <validate+0x5a>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	e000      	b.n	800c75c <validate+0x5c>
 800c75a:	2300      	movs	r3, #0
 800c75c:	683a      	ldr	r2, [r7, #0]
 800c75e:	6013      	str	r3, [r2, #0]
	return res;
 800c760:	7bfb      	ldrb	r3, [r7, #15]
}
 800c762:	4618      	mov	r0, r3
 800c764:	3710      	adds	r7, #16
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
	...

0800c76c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b088      	sub	sp, #32
 800c770:	af00      	add	r7, sp, #0
 800c772:	60f8      	str	r0, [r7, #12]
 800c774:	60b9      	str	r1, [r7, #8]
 800c776:	4613      	mov	r3, r2
 800c778:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c77e:	f107 0310 	add.w	r3, r7, #16
 800c782:	4618      	mov	r0, r3
 800c784:	f7ff fcd5 	bl	800c132 <get_ldnumber>
 800c788:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c78a:	69fb      	ldr	r3, [r7, #28]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	da01      	bge.n	800c794 <f_mount+0x28>
 800c790:	230b      	movs	r3, #11
 800c792:	e02b      	b.n	800c7ec <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c794:	4a17      	ldr	r2, [pc, #92]	@ (800c7f4 <f_mount+0x88>)
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c79c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d005      	beq.n	800c7b0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c7a4:	69b8      	ldr	r0, [r7, #24]
 800c7a6:	f7fe fd8d 	bl	800b2c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c7aa:	69bb      	ldr	r3, [r7, #24]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c7bc:	68fa      	ldr	r2, [r7, #12]
 800c7be:	490d      	ldr	r1, [pc, #52]	@ (800c7f4 <f_mount+0x88>)
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d002      	beq.n	800c7d2 <f_mount+0x66>
 800c7cc:	79fb      	ldrb	r3, [r7, #7]
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d001      	beq.n	800c7d6 <f_mount+0x6a>
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	e00a      	b.n	800c7ec <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c7d6:	f107 010c 	add.w	r1, r7, #12
 800c7da:	f107 0308 	add.w	r3, r7, #8
 800c7de:	2200      	movs	r2, #0
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7ff fd41 	bl	800c268 <find_volume>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c7ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3720      	adds	r7, #32
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}
 800c7f4:	200055f4 	.word	0x200055f4

0800c7f8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b098      	sub	sp, #96	@ 0x60
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60f8      	str	r0, [r7, #12]
 800c800:	60b9      	str	r1, [r7, #8]
 800c802:	4613      	mov	r3, r2
 800c804:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d101      	bne.n	800c810 <f_open+0x18>
 800c80c:	2309      	movs	r3, #9
 800c80e:	e1a9      	b.n	800cb64 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c810:	79fb      	ldrb	r3, [r7, #7]
 800c812:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c816:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c818:	79fa      	ldrb	r2, [r7, #7]
 800c81a:	f107 0110 	add.w	r1, r7, #16
 800c81e:	f107 0308 	add.w	r3, r7, #8
 800c822:	4618      	mov	r0, r3
 800c824:	f7ff fd20 	bl	800c268 <find_volume>
 800c828:	4603      	mov	r3, r0
 800c82a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c82e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c832:	2b00      	cmp	r3, #0
 800c834:	f040 818d 	bne.w	800cb52 <f_open+0x35a>
		dj.obj.fs = fs;
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c83c:	68ba      	ldr	r2, [r7, #8]
 800c83e:	f107 0314 	add.w	r3, r7, #20
 800c842:	4611      	mov	r1, r2
 800c844:	4618      	mov	r0, r3
 800c846:	f7ff fc03 	bl	800c050 <follow_path>
 800c84a:	4603      	mov	r3, r0
 800c84c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c850:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c854:	2b00      	cmp	r3, #0
 800c856:	d118      	bne.n	800c88a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c858:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c85c:	b25b      	sxtb	r3, r3
 800c85e:	2b00      	cmp	r3, #0
 800c860:	da03      	bge.n	800c86a <f_open+0x72>
				res = FR_INVALID_NAME;
 800c862:	2306      	movs	r3, #6
 800c864:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c868:	e00f      	b.n	800c88a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c86a:	79fb      	ldrb	r3, [r7, #7]
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	bf8c      	ite	hi
 800c870:	2301      	movhi	r3, #1
 800c872:	2300      	movls	r3, #0
 800c874:	b2db      	uxtb	r3, r3
 800c876:	461a      	mov	r2, r3
 800c878:	f107 0314 	add.w	r3, r7, #20
 800c87c:	4611      	mov	r1, r2
 800c87e:	4618      	mov	r0, r3
 800c880:	f7fe fbd8 	bl	800b034 <chk_lock>
 800c884:	4603      	mov	r3, r0
 800c886:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c88a:	79fb      	ldrb	r3, [r7, #7]
 800c88c:	f003 031c 	and.w	r3, r3, #28
 800c890:	2b00      	cmp	r3, #0
 800c892:	d07f      	beq.n	800c994 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c894:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d017      	beq.n	800c8cc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c89c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8a0:	2b04      	cmp	r3, #4
 800c8a2:	d10e      	bne.n	800c8c2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c8a4:	f7fe fc22 	bl	800b0ec <enq_lock>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d006      	beq.n	800c8bc <f_open+0xc4>
 800c8ae:	f107 0314 	add.w	r3, r7, #20
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7ff fb06 	bl	800bec4 <dir_register>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	e000      	b.n	800c8be <f_open+0xc6>
 800c8bc:	2312      	movs	r3, #18
 800c8be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c8c2:	79fb      	ldrb	r3, [r7, #7]
 800c8c4:	f043 0308 	orr.w	r3, r3, #8
 800c8c8:	71fb      	strb	r3, [r7, #7]
 800c8ca:	e010      	b.n	800c8ee <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c8cc:	7ebb      	ldrb	r3, [r7, #26]
 800c8ce:	f003 0311 	and.w	r3, r3, #17
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d003      	beq.n	800c8de <f_open+0xe6>
					res = FR_DENIED;
 800c8d6:	2307      	movs	r3, #7
 800c8d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c8dc:	e007      	b.n	800c8ee <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c8de:	79fb      	ldrb	r3, [r7, #7]
 800c8e0:	f003 0304 	and.w	r3, r3, #4
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d002      	beq.n	800c8ee <f_open+0xf6>
 800c8e8:	2308      	movs	r3, #8
 800c8ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c8ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d168      	bne.n	800c9c8 <f_open+0x1d0>
 800c8f6:	79fb      	ldrb	r3, [r7, #7]
 800c8f8:	f003 0308 	and.w	r3, r3, #8
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d063      	beq.n	800c9c8 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c900:	f7fd ffb8 	bl	800a874 <get_fattime>
 800c904:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c908:	330e      	adds	r3, #14
 800c90a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7fe fae7 	bl	800aee0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c914:	3316      	adds	r3, #22
 800c916:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c918:	4618      	mov	r0, r3
 800c91a:	f7fe fae1 	bl	800aee0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c920:	330b      	adds	r3, #11
 800c922:	2220      	movs	r2, #32
 800c924:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c92a:	4611      	mov	r1, r2
 800c92c:	4618      	mov	r0, r3
 800c92e:	f7ff fa35 	bl	800bd9c <ld_clust>
 800c932:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c938:	2200      	movs	r2, #0
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7ff fa4d 	bl	800bdda <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c942:	331c      	adds	r3, #28
 800c944:	2100      	movs	r1, #0
 800c946:	4618      	mov	r0, r3
 800c948:	f7fe faca 	bl	800aee0 <st_dword>
					fs->wflag = 1;
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	2201      	movs	r2, #1
 800c950:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c954:	2b00      	cmp	r3, #0
 800c956:	d037      	beq.n	800c9c8 <f_open+0x1d0>
						dw = fs->winsect;
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c95c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c95e:	f107 0314 	add.w	r3, r7, #20
 800c962:	2200      	movs	r2, #0
 800c964:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c966:	4618      	mov	r0, r3
 800c968:	f7fe ff60 	bl	800b82c <remove_chain>
 800c96c:	4603      	mov	r3, r0
 800c96e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c972:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c976:	2b00      	cmp	r3, #0
 800c978:	d126      	bne.n	800c9c8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fe fd08 	bl	800b394 <move_window>
 800c984:	4603      	mov	r3, r0
 800c986:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c98a:	693b      	ldr	r3, [r7, #16]
 800c98c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c98e:	3a01      	subs	r2, #1
 800c990:	60da      	str	r2, [r3, #12]
 800c992:	e019      	b.n	800c9c8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c994:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d115      	bne.n	800c9c8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c99c:	7ebb      	ldrb	r3, [r7, #26]
 800c99e:	f003 0310 	and.w	r3, r3, #16
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d003      	beq.n	800c9ae <f_open+0x1b6>
					res = FR_NO_FILE;
 800c9a6:	2304      	movs	r3, #4
 800c9a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c9ac:	e00c      	b.n	800c9c8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c9ae:	79fb      	ldrb	r3, [r7, #7]
 800c9b0:	f003 0302 	and.w	r3, r3, #2
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d007      	beq.n	800c9c8 <f_open+0x1d0>
 800c9b8:	7ebb      	ldrb	r3, [r7, #26]
 800c9ba:	f003 0301 	and.w	r3, r3, #1
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d002      	beq.n	800c9c8 <f_open+0x1d0>
						res = FR_DENIED;
 800c9c2:	2307      	movs	r3, #7
 800c9c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c9c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d126      	bne.n	800ca1e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c9d0:	79fb      	ldrb	r3, [r7, #7]
 800c9d2:	f003 0308 	and.w	r3, r3, #8
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d003      	beq.n	800c9e2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c9da:	79fb      	ldrb	r3, [r7, #7]
 800c9dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9e0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c9ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c9f0:	79fb      	ldrb	r3, [r7, #7]
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	bf8c      	ite	hi
 800c9f6:	2301      	movhi	r3, #1
 800c9f8:	2300      	movls	r3, #0
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	f107 0314 	add.w	r3, r7, #20
 800ca02:	4611      	mov	r1, r2
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fe fb93 	bl	800b130 <inc_lock>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d102      	bne.n	800ca1e <f_open+0x226>
 800ca18:	2302      	movs	r3, #2
 800ca1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ca1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	f040 8095 	bne.w	800cb52 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca2c:	4611      	mov	r1, r2
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f7ff f9b4 	bl	800bd9c <ld_clust>
 800ca34:	4602      	mov	r2, r0
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ca3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca3c:	331c      	adds	r3, #28
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7fe fa10 	bl	800ae64 <ld_dword>
 800ca44:	4602      	mov	r2, r0
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ca50:	693a      	ldr	r2, [r7, #16]
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	88da      	ldrh	r2, [r3, #6]
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	79fa      	ldrb	r2, [r7, #7]
 800ca62:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2200      	movs	r2, #0
 800ca68:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2200      	movs	r2, #0
 800ca74:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	3330      	adds	r3, #48	@ 0x30
 800ca7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ca7e:	2100      	movs	r1, #0
 800ca80:	4618      	mov	r0, r3
 800ca82:	f7fe fa7a 	bl	800af7a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ca86:	79fb      	ldrb	r3, [r7, #7]
 800ca88:	f003 0320 	and.w	r3, r3, #32
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d060      	beq.n	800cb52 <f_open+0x35a>
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	68db      	ldr	r3, [r3, #12]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d05c      	beq.n	800cb52 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	68da      	ldr	r2, [r3, #12]
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	895b      	ldrh	r3, [r3, #10]
 800caa4:	025b      	lsls	r3, r3, #9
 800caa6:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	689b      	ldr	r3, [r3, #8]
 800caac:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	68db      	ldr	r3, [r3, #12]
 800cab2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cab4:	e016      	b.n	800cae4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800caba:	4618      	mov	r0, r3
 800cabc:	f7fe fd25 	bl	800b50a <get_fat>
 800cac0:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800cac2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d802      	bhi.n	800cace <f_open+0x2d6>
 800cac8:	2302      	movs	r3, #2
 800caca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cace:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cad4:	d102      	bne.n	800cadc <f_open+0x2e4>
 800cad6:	2301      	movs	r3, #1
 800cad8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cadc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cade:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cae0:	1ad3      	subs	r3, r2, r3
 800cae2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cae4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d103      	bne.n	800caf4 <f_open+0x2fc>
 800caec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800caee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d8e0      	bhi.n	800cab6 <f_open+0x2be>
				}
				fp->clust = clst;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800caf8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cafa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d127      	bne.n	800cb52 <f_open+0x35a>
 800cb02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d022      	beq.n	800cb52 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cb0c:	693b      	ldr	r3, [r7, #16]
 800cb0e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cb10:	4618      	mov	r0, r3
 800cb12:	f7fe fcdb 	bl	800b4cc <clust2sect>
 800cb16:	6478      	str	r0, [r7, #68]	@ 0x44
 800cb18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d103      	bne.n	800cb26 <f_open+0x32e>
						res = FR_INT_ERR;
 800cb1e:	2302      	movs	r3, #2
 800cb20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cb24:	e015      	b.n	800cb52 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cb26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb28:	0a5a      	lsrs	r2, r3, #9
 800cb2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb2c:	441a      	add	r2, r3
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	7858      	ldrb	r0, [r3, #1]
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	6a1a      	ldr	r2, [r3, #32]
 800cb40:	2301      	movs	r3, #1
 800cb42:	f7fe f919 	bl	800ad78 <disk_read>
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d002      	beq.n	800cb52 <f_open+0x35a>
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cb52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d002      	beq.n	800cb60 <f_open+0x368>
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cb60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3760      	adds	r7, #96	@ 0x60
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b08c      	sub	sp, #48	@ 0x30
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	607a      	str	r2, [r7, #4]
 800cb78:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	2200      	movs	r2, #0
 800cb82:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	f107 0210 	add.w	r2, r7, #16
 800cb8a:	4611      	mov	r1, r2
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f7ff fdb7 	bl	800c700 <validate>
 800cb92:	4603      	mov	r3, r0
 800cb94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cb98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d107      	bne.n	800cbb0 <f_write+0x44>
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	7d5b      	ldrb	r3, [r3, #21]
 800cba4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cba8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d002      	beq.n	800cbb6 <f_write+0x4a>
 800cbb0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cbb4:	e14b      	b.n	800ce4e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	7d1b      	ldrb	r3, [r3, #20]
 800cbba:	f003 0302 	and.w	r3, r3, #2
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d101      	bne.n	800cbc6 <f_write+0x5a>
 800cbc2:	2307      	movs	r3, #7
 800cbc4:	e143      	b.n	800ce4e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	699a      	ldr	r2, [r3, #24]
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	441a      	add	r2, r3
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	699b      	ldr	r3, [r3, #24]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	f080 812d 	bcs.w	800ce32 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	699b      	ldr	r3, [r3, #24]
 800cbdc:	43db      	mvns	r3, r3
 800cbde:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cbe0:	e127      	b.n	800ce32 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	699b      	ldr	r3, [r3, #24]
 800cbe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	f040 80e3 	bne.w	800cdb6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	699b      	ldr	r3, [r3, #24]
 800cbf4:	0a5b      	lsrs	r3, r3, #9
 800cbf6:	693a      	ldr	r2, [r7, #16]
 800cbf8:	8952      	ldrh	r2, [r2, #10]
 800cbfa:	3a01      	subs	r2, #1
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cc00:	69bb      	ldr	r3, [r7, #24]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d143      	bne.n	800cc8e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	699b      	ldr	r3, [r3, #24]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d10c      	bne.n	800cc28 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	689b      	ldr	r3, [r3, #8]
 800cc12:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cc14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d11a      	bne.n	800cc50 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	2100      	movs	r1, #0
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fe fe69 	bl	800b8f6 <create_chain>
 800cc24:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cc26:	e013      	b.n	800cc50 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d007      	beq.n	800cc40 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	699b      	ldr	r3, [r3, #24]
 800cc34:	4619      	mov	r1, r3
 800cc36:	68f8      	ldr	r0, [r7, #12]
 800cc38:	f7fe fef5 	bl	800ba26 <clmt_clust>
 800cc3c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cc3e:	e007      	b.n	800cc50 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cc40:	68fa      	ldr	r2, [r7, #12]
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	69db      	ldr	r3, [r3, #28]
 800cc46:	4619      	mov	r1, r3
 800cc48:	4610      	mov	r0, r2
 800cc4a:	f7fe fe54 	bl	800b8f6 <create_chain>
 800cc4e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	f000 80f2 	beq.w	800ce3c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc5a:	2b01      	cmp	r3, #1
 800cc5c:	d104      	bne.n	800cc68 <f_write+0xfc>
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	2202      	movs	r2, #2
 800cc62:	755a      	strb	r2, [r3, #21]
 800cc64:	2302      	movs	r3, #2
 800cc66:	e0f2      	b.n	800ce4e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cc68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc6e:	d104      	bne.n	800cc7a <f_write+0x10e>
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2201      	movs	r2, #1
 800cc74:	755a      	strb	r2, [r3, #21]
 800cc76:	2301      	movs	r3, #1
 800cc78:	e0e9      	b.n	800ce4e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc7e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	689b      	ldr	r3, [r3, #8]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d102      	bne.n	800cc8e <f_write+0x122>
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc8c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	7d1b      	ldrb	r3, [r3, #20]
 800cc92:	b25b      	sxtb	r3, r3
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	da18      	bge.n	800ccca <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	7858      	ldrb	r0, [r3, #1]
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	6a1a      	ldr	r2, [r3, #32]
 800cca6:	2301      	movs	r3, #1
 800cca8:	f7fe f886 	bl	800adb8 <disk_write>
 800ccac:	4603      	mov	r3, r0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d004      	beq.n	800ccbc <f_write+0x150>
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	755a      	strb	r2, [r3, #21]
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e0c8      	b.n	800ce4e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	7d1b      	ldrb	r3, [r3, #20]
 800ccc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccc4:	b2da      	uxtb	r2, r3
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ccca:	693a      	ldr	r2, [r7, #16]
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	69db      	ldr	r3, [r3, #28]
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	4610      	mov	r0, r2
 800ccd4:	f7fe fbfa 	bl	800b4cc <clust2sect>
 800ccd8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d104      	bne.n	800ccea <f_write+0x17e>
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2202      	movs	r2, #2
 800cce4:	755a      	strb	r2, [r3, #21]
 800cce6:	2302      	movs	r3, #2
 800cce8:	e0b1      	b.n	800ce4e <f_write+0x2e2>
			sect += csect;
 800ccea:	697a      	ldr	r2, [r7, #20]
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	4413      	add	r3, r2
 800ccf0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	0a5b      	lsrs	r3, r3, #9
 800ccf6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ccf8:	6a3b      	ldr	r3, [r7, #32]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d03c      	beq.n	800cd78 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ccfe:	69ba      	ldr	r2, [r7, #24]
 800cd00:	6a3b      	ldr	r3, [r7, #32]
 800cd02:	4413      	add	r3, r2
 800cd04:	693a      	ldr	r2, [r7, #16]
 800cd06:	8952      	ldrh	r2, [r2, #10]
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d905      	bls.n	800cd18 <f_write+0x1ac>
					cc = fs->csize - csect;
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	895b      	ldrh	r3, [r3, #10]
 800cd10:	461a      	mov	r2, r3
 800cd12:	69bb      	ldr	r3, [r7, #24]
 800cd14:	1ad3      	subs	r3, r2, r3
 800cd16:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	7858      	ldrb	r0, [r3, #1]
 800cd1c:	6a3b      	ldr	r3, [r7, #32]
 800cd1e:	697a      	ldr	r2, [r7, #20]
 800cd20:	69f9      	ldr	r1, [r7, #28]
 800cd22:	f7fe f849 	bl	800adb8 <disk_write>
 800cd26:	4603      	mov	r3, r0
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d004      	beq.n	800cd36 <f_write+0x1ca>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2201      	movs	r2, #1
 800cd30:	755a      	strb	r2, [r3, #21]
 800cd32:	2301      	movs	r3, #1
 800cd34:	e08b      	b.n	800ce4e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	6a1a      	ldr	r2, [r3, #32]
 800cd3a:	697b      	ldr	r3, [r7, #20]
 800cd3c:	1ad3      	subs	r3, r2, r3
 800cd3e:	6a3a      	ldr	r2, [r7, #32]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d915      	bls.n	800cd70 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	6a1a      	ldr	r2, [r3, #32]
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	1ad3      	subs	r3, r2, r3
 800cd52:	025b      	lsls	r3, r3, #9
 800cd54:	69fa      	ldr	r2, [r7, #28]
 800cd56:	4413      	add	r3, r2
 800cd58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	f7fe f8eb 	bl	800af38 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	7d1b      	ldrb	r3, [r3, #20]
 800cd66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd6a:	b2da      	uxtb	r2, r3
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cd70:	6a3b      	ldr	r3, [r7, #32]
 800cd72:	025b      	lsls	r3, r3, #9
 800cd74:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800cd76:	e03f      	b.n	800cdf8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6a1b      	ldr	r3, [r3, #32]
 800cd7c:	697a      	ldr	r2, [r7, #20]
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d016      	beq.n	800cdb0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	699a      	ldr	r2, [r3, #24]
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d210      	bcs.n	800cdb0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	7858      	ldrb	r0, [r3, #1]
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd98:	2301      	movs	r3, #1
 800cd9a:	697a      	ldr	r2, [r7, #20]
 800cd9c:	f7fd ffec 	bl	800ad78 <disk_read>
 800cda0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d004      	beq.n	800cdb0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2201      	movs	r2, #1
 800cdaa:	755a      	strb	r2, [r3, #21]
 800cdac:	2301      	movs	r3, #1
 800cdae:	e04e      	b.n	800ce4e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	697a      	ldr	r2, [r7, #20]
 800cdb4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	699b      	ldr	r3, [r3, #24]
 800cdba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdbe:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cdc2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cdc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d901      	bls.n	800cdd0 <f_write+0x264>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	699b      	ldr	r3, [r3, #24]
 800cdda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdde:	4413      	add	r3, r2
 800cde0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cde2:	69f9      	ldr	r1, [r7, #28]
 800cde4:	4618      	mov	r0, r3
 800cde6:	f7fe f8a7 	bl	800af38 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	7d1b      	ldrb	r3, [r3, #20]
 800cdee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdf2:	b2da      	uxtb	r2, r3
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cdf8:	69fa      	ldr	r2, [r7, #28]
 800cdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfc:	4413      	add	r3, r2
 800cdfe:	61fb      	str	r3, [r7, #28]
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	699a      	ldr	r2, [r3, #24]
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	441a      	add	r2, r3
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	619a      	str	r2, [r3, #24]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	68da      	ldr	r2, [r3, #12]
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	699b      	ldr	r3, [r3, #24]
 800ce14:	429a      	cmp	r2, r3
 800ce16:	bf38      	it	cc
 800ce18:	461a      	movcc	r2, r3
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	60da      	str	r2, [r3, #12]
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	681a      	ldr	r2, [r3, #0]
 800ce22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce24:	441a      	add	r2, r3
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	601a      	str	r2, [r3, #0]
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce2e:	1ad3      	subs	r3, r2, r3
 800ce30:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	f47f aed4 	bne.w	800cbe2 <f_write+0x76>
 800ce3a:	e000      	b.n	800ce3e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ce3c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	7d1b      	ldrb	r3, [r3, #20]
 800ce42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce46:	b2da      	uxtb	r2, r3
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ce4c:	2300      	movs	r3, #0
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3730      	adds	r7, #48	@ 0x30
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}

0800ce56 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ce56:	b580      	push	{r7, lr}
 800ce58:	b086      	sub	sp, #24
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f107 0208 	add.w	r2, r7, #8
 800ce64:	4611      	mov	r1, r2
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7ff fc4a 	bl	800c700 <validate>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce70:	7dfb      	ldrb	r3, [r7, #23]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d168      	bne.n	800cf48 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	7d1b      	ldrb	r3, [r3, #20]
 800ce7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d062      	beq.n	800cf48 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	7d1b      	ldrb	r3, [r3, #20]
 800ce86:	b25b      	sxtb	r3, r3
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	da15      	bge.n	800ceb8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	7858      	ldrb	r0, [r3, #1]
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6a1a      	ldr	r2, [r3, #32]
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	f7fd ff8c 	bl	800adb8 <disk_write>
 800cea0:	4603      	mov	r3, r0
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d001      	beq.n	800ceaa <f_sync+0x54>
 800cea6:	2301      	movs	r3, #1
 800cea8:	e04f      	b.n	800cf4a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	7d1b      	ldrb	r3, [r3, #20]
 800ceae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ceb2:	b2da      	uxtb	r2, r3
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ceb8:	f7fd fcdc 	bl	800a874 <get_fattime>
 800cebc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cebe:	68ba      	ldr	r2, [r7, #8]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cec4:	4619      	mov	r1, r3
 800cec6:	4610      	mov	r0, r2
 800cec8:	f7fe fa64 	bl	800b394 <move_window>
 800cecc:	4603      	mov	r3, r0
 800cece:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ced0:	7dfb      	ldrb	r3, [r7, #23]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d138      	bne.n	800cf48 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ceda:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	330b      	adds	r3, #11
 800cee0:	781a      	ldrb	r2, [r3, #0]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	330b      	adds	r3, #11
 800cee6:	f042 0220 	orr.w	r2, r2, #32
 800ceea:	b2d2      	uxtb	r2, r2
 800ceec:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6818      	ldr	r0, [r3, #0]
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	689b      	ldr	r3, [r3, #8]
 800cef6:	461a      	mov	r2, r3
 800cef8:	68f9      	ldr	r1, [r7, #12]
 800cefa:	f7fe ff6e 	bl	800bdda <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f103 021c 	add.w	r2, r3, #28
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	68db      	ldr	r3, [r3, #12]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	4610      	mov	r0, r2
 800cf0c:	f7fd ffe8 	bl	800aee0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	3316      	adds	r3, #22
 800cf14:	6939      	ldr	r1, [r7, #16]
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7fd ffe2 	bl	800aee0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	3312      	adds	r3, #18
 800cf20:	2100      	movs	r1, #0
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7fd ffc1 	bl	800aeaa <st_word>
					fs->wflag = 1;
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7fe fa5d 	bl	800b3f0 <sync_fs>
 800cf36:	4603      	mov	r3, r0
 800cf38:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	7d1b      	ldrb	r3, [r3, #20]
 800cf3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf42:	b2da      	uxtb	r2, r3
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cf48:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3718      	adds	r7, #24
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800cf52:	b580      	push	{r7, lr}
 800cf54:	b084      	sub	sp, #16
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f7ff ff7b 	bl	800ce56 <f_sync>
 800cf60:	4603      	mov	r3, r0
 800cf62:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cf64:	7bfb      	ldrb	r3, [r7, #15]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d118      	bne.n	800cf9c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f107 0208 	add.w	r2, r7, #8
 800cf70:	4611      	mov	r1, r2
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7ff fbc4 	bl	800c700 <validate>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cf7c:	7bfb      	ldrb	r3, [r7, #15]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d10c      	bne.n	800cf9c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	691b      	ldr	r3, [r3, #16]
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7fe f960 	bl	800b24c <dec_lock>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800cf90:	7bfb      	ldrb	r3, [r7, #15]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d102      	bne.n	800cf9c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800cf9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b090      	sub	sp, #64	@ 0x40
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
 800cfae:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f107 0208 	add.w	r2, r7, #8
 800cfb6:	4611      	mov	r1, r2
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f7ff fba1 	bl	800c700 <validate>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800cfc4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d103      	bne.n	800cfd4 <f_lseek+0x2e>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	7d5b      	ldrb	r3, [r3, #21]
 800cfd0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800cfd4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d002      	beq.n	800cfe2 <f_lseek+0x3c>
 800cfdc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cfe0:	e1e6      	b.n	800d3b0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	f000 80d1 	beq.w	800d18e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cff2:	d15a      	bne.n	800d0aa <f_lseek+0x104>
			tbl = fp->cltbl;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cff8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800cffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffc:	1d1a      	adds	r2, r3, #4
 800cffe:	627a      	str	r2, [r7, #36]	@ 0x24
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	617b      	str	r3, [r7, #20]
 800d004:	2302      	movs	r3, #2
 800d006:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	689b      	ldr	r3, [r3, #8]
 800d00c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800d00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d010:	2b00      	cmp	r3, #0
 800d012:	d03a      	beq.n	800d08a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d016:	613b      	str	r3, [r7, #16]
 800d018:	2300      	movs	r3, #0
 800d01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01e:	3302      	adds	r3, #2
 800d020:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800d022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d024:	60fb      	str	r3, [r7, #12]
 800d026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d028:	3301      	adds	r3, #1
 800d02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d030:	4618      	mov	r0, r3
 800d032:	f7fe fa6a 	bl	800b50a <get_fat>
 800d036:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d804      	bhi.n	800d048 <f_lseek+0xa2>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2202      	movs	r2, #2
 800d042:	755a      	strb	r2, [r3, #21]
 800d044:	2302      	movs	r3, #2
 800d046:	e1b3      	b.n	800d3b0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d04a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d04e:	d104      	bne.n	800d05a <f_lseek+0xb4>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2201      	movs	r2, #1
 800d054:	755a      	strb	r2, [r3, #21]
 800d056:	2301      	movs	r3, #1
 800d058:	e1aa      	b.n	800d3b0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	3301      	adds	r3, #1
 800d05e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d060:	429a      	cmp	r2, r3
 800d062:	d0de      	beq.n	800d022 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d064:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	429a      	cmp	r2, r3
 800d06a:	d809      	bhi.n	800d080 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d06e:	1d1a      	adds	r2, r3, #4
 800d070:	627a      	str	r2, [r7, #36]	@ 0x24
 800d072:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d074:	601a      	str	r2, [r3, #0]
 800d076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d078:	1d1a      	adds	r2, r3, #4
 800d07a:	627a      	str	r2, [r7, #36]	@ 0x24
 800d07c:	693a      	ldr	r2, [r7, #16]
 800d07e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	695b      	ldr	r3, [r3, #20]
 800d084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d086:	429a      	cmp	r2, r3
 800d088:	d3c4      	bcc.n	800d014 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d08e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d090:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	429a      	cmp	r2, r3
 800d098:	d803      	bhi.n	800d0a2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09c:	2200      	movs	r2, #0
 800d09e:	601a      	str	r2, [r3, #0]
 800d0a0:	e184      	b.n	800d3ac <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d0a2:	2311      	movs	r3, #17
 800d0a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d0a8:	e180      	b.n	800d3ac <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	68db      	ldr	r3, [r3, #12]
 800d0ae:	683a      	ldr	r2, [r7, #0]
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d902      	bls.n	800d0ba <f_lseek+0x114>
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	683a      	ldr	r2, [r7, #0]
 800d0be:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	f000 8172 	beq.w	800d3ac <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	3b01      	subs	r3, #1
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f7fe fca9 	bl	800ba26 <clmt_clust>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d0da:	68ba      	ldr	r2, [r7, #8]
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	69db      	ldr	r3, [r3, #28]
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	4610      	mov	r0, r2
 800d0e4:	f7fe f9f2 	bl	800b4cc <clust2sect>
 800d0e8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d104      	bne.n	800d0fa <f_lseek+0x154>
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2202      	movs	r2, #2
 800d0f4:	755a      	strb	r2, [r3, #21]
 800d0f6:	2302      	movs	r3, #2
 800d0f8:	e15a      	b.n	800d3b0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	0a5b      	lsrs	r3, r3, #9
 800d100:	68ba      	ldr	r2, [r7, #8]
 800d102:	8952      	ldrh	r2, [r2, #10]
 800d104:	3a01      	subs	r2, #1
 800d106:	4013      	ands	r3, r2
 800d108:	69ba      	ldr	r2, [r7, #24]
 800d10a:	4413      	add	r3, r2
 800d10c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	699b      	ldr	r3, [r3, #24]
 800d112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d116:	2b00      	cmp	r3, #0
 800d118:	f000 8148 	beq.w	800d3ac <f_lseek+0x406>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6a1b      	ldr	r3, [r3, #32]
 800d120:	69ba      	ldr	r2, [r7, #24]
 800d122:	429a      	cmp	r2, r3
 800d124:	f000 8142 	beq.w	800d3ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	7d1b      	ldrb	r3, [r3, #20]
 800d12c:	b25b      	sxtb	r3, r3
 800d12e:	2b00      	cmp	r3, #0
 800d130:	da18      	bge.n	800d164 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d132:	68bb      	ldr	r3, [r7, #8]
 800d134:	7858      	ldrb	r0, [r3, #1]
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6a1a      	ldr	r2, [r3, #32]
 800d140:	2301      	movs	r3, #1
 800d142:	f7fd fe39 	bl	800adb8 <disk_write>
 800d146:	4603      	mov	r3, r0
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d004      	beq.n	800d156 <f_lseek+0x1b0>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2201      	movs	r2, #1
 800d150:	755a      	strb	r2, [r3, #21]
 800d152:	2301      	movs	r3, #1
 800d154:	e12c      	b.n	800d3b0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	7d1b      	ldrb	r3, [r3, #20]
 800d15a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d15e:	b2da      	uxtb	r2, r3
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	7858      	ldrb	r0, [r3, #1]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d16e:	2301      	movs	r3, #1
 800d170:	69ba      	ldr	r2, [r7, #24]
 800d172:	f7fd fe01 	bl	800ad78 <disk_read>
 800d176:	4603      	mov	r3, r0
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d004      	beq.n	800d186 <f_lseek+0x1e0>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2201      	movs	r2, #1
 800d180:	755a      	strb	r2, [r3, #21]
 800d182:	2301      	movs	r3, #1
 800d184:	e114      	b.n	800d3b0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	69ba      	ldr	r2, [r7, #24]
 800d18a:	621a      	str	r2, [r3, #32]
 800d18c:	e10e      	b.n	800d3ac <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	683a      	ldr	r2, [r7, #0]
 800d194:	429a      	cmp	r2, r3
 800d196:	d908      	bls.n	800d1aa <f_lseek+0x204>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	7d1b      	ldrb	r3, [r3, #20]
 800d19c:	f003 0302 	and.w	r3, r3, #2
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d102      	bne.n	800d1aa <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	68db      	ldr	r3, [r3, #12]
 800d1a8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	699b      	ldr	r3, [r3, #24]
 800d1ae:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1b8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	f000 80a7 	beq.w	800d310 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	895b      	ldrh	r3, [r3, #10]
 800d1c6:	025b      	lsls	r3, r3, #9
 800d1c8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d1ca:	6a3b      	ldr	r3, [r7, #32]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d01b      	beq.n	800d208 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	1e5a      	subs	r2, r3, #1
 800d1d4:	69fb      	ldr	r3, [r7, #28]
 800d1d6:	fbb2 f2f3 	udiv	r2, r2, r3
 800d1da:	6a3b      	ldr	r3, [r7, #32]
 800d1dc:	1e59      	subs	r1, r3, #1
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d30f      	bcc.n	800d208 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d1e8:	6a3b      	ldr	r3, [r7, #32]
 800d1ea:	1e5a      	subs	r2, r3, #1
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	425b      	negs	r3, r3
 800d1f0:	401a      	ands	r2, r3
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	699b      	ldr	r3, [r3, #24]
 800d1fa:	683a      	ldr	r2, [r7, #0]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	69db      	ldr	r3, [r3, #28]
 800d204:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d206:	e022      	b.n	800d24e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	689b      	ldr	r3, [r3, #8]
 800d20c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d210:	2b00      	cmp	r3, #0
 800d212:	d119      	bne.n	800d248 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2100      	movs	r1, #0
 800d218:	4618      	mov	r0, r3
 800d21a:	f7fe fb6c 	bl	800b8f6 <create_chain>
 800d21e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d222:	2b01      	cmp	r3, #1
 800d224:	d104      	bne.n	800d230 <f_lseek+0x28a>
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	2202      	movs	r2, #2
 800d22a:	755a      	strb	r2, [r3, #21]
 800d22c:	2302      	movs	r3, #2
 800d22e:	e0bf      	b.n	800d3b0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d236:	d104      	bne.n	800d242 <f_lseek+0x29c>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2201      	movs	r2, #1
 800d23c:	755a      	strb	r2, [r3, #21]
 800d23e:	2301      	movs	r3, #1
 800d240:	e0b6      	b.n	800d3b0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d246:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d24c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d24e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d250:	2b00      	cmp	r3, #0
 800d252:	d05d      	beq.n	800d310 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800d254:	e03a      	b.n	800d2cc <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800d256:	683a      	ldr	r2, [r7, #0]
 800d258:	69fb      	ldr	r3, [r7, #28]
 800d25a:	1ad3      	subs	r3, r2, r3
 800d25c:	603b      	str	r3, [r7, #0]
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	699a      	ldr	r2, [r3, #24]
 800d262:	69fb      	ldr	r3, [r7, #28]
 800d264:	441a      	add	r2, r3
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	7d1b      	ldrb	r3, [r3, #20]
 800d26e:	f003 0302 	and.w	r3, r3, #2
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00b      	beq.n	800d28e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d27a:	4618      	mov	r0, r3
 800d27c:	f7fe fb3b 	bl	800b8f6 <create_chain>
 800d280:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d284:	2b00      	cmp	r3, #0
 800d286:	d108      	bne.n	800d29a <f_lseek+0x2f4>
							ofs = 0; break;
 800d288:	2300      	movs	r3, #0
 800d28a:	603b      	str	r3, [r7, #0]
 800d28c:	e022      	b.n	800d2d4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d292:	4618      	mov	r0, r3
 800d294:	f7fe f939 	bl	800b50a <get_fat>
 800d298:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2a0:	d104      	bne.n	800d2ac <f_lseek+0x306>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	755a      	strb	r2, [r3, #21]
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e081      	b.n	800d3b0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ae:	2b01      	cmp	r3, #1
 800d2b0:	d904      	bls.n	800d2bc <f_lseek+0x316>
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	695b      	ldr	r3, [r3, #20]
 800d2b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d304      	bcc.n	800d2c6 <f_lseek+0x320>
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2202      	movs	r2, #2
 800d2c0:	755a      	strb	r2, [r3, #21]
 800d2c2:	2302      	movs	r3, #2
 800d2c4:	e074      	b.n	800d3b0 <f_lseek+0x40a>
					fp->clust = clst;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2ca:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d2cc:	683a      	ldr	r2, [r7, #0]
 800d2ce:	69fb      	ldr	r3, [r7, #28]
 800d2d0:	429a      	cmp	r2, r3
 800d2d2:	d8c0      	bhi.n	800d256 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	699a      	ldr	r2, [r3, #24]
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	441a      	add	r2, r3
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d012      	beq.n	800d310 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f7fe f8ec 	bl	800b4cc <clust2sect>
 800d2f4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d2f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d104      	bne.n	800d306 <f_lseek+0x360>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2202      	movs	r2, #2
 800d300:	755a      	strb	r2, [r3, #21]
 800d302:	2302      	movs	r3, #2
 800d304:	e054      	b.n	800d3b0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	0a5b      	lsrs	r3, r3, #9
 800d30a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d30c:	4413      	add	r3, r2
 800d30e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	699a      	ldr	r2, [r3, #24]
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	68db      	ldr	r3, [r3, #12]
 800d318:	429a      	cmp	r2, r3
 800d31a:	d90a      	bls.n	800d332 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	699a      	ldr	r2, [r3, #24]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	7d1b      	ldrb	r3, [r3, #20]
 800d328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d32c:	b2da      	uxtb	r2, r3
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	699b      	ldr	r3, [r3, #24]
 800d336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d036      	beq.n	800d3ac <f_lseek+0x406>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a1b      	ldr	r3, [r3, #32]
 800d342:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d344:	429a      	cmp	r2, r3
 800d346:	d031      	beq.n	800d3ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	7d1b      	ldrb	r3, [r3, #20]
 800d34c:	b25b      	sxtb	r3, r3
 800d34e:	2b00      	cmp	r3, #0
 800d350:	da18      	bge.n	800d384 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	7858      	ldrb	r0, [r3, #1]
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6a1a      	ldr	r2, [r3, #32]
 800d360:	2301      	movs	r3, #1
 800d362:	f7fd fd29 	bl	800adb8 <disk_write>
 800d366:	4603      	mov	r3, r0
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d004      	beq.n	800d376 <f_lseek+0x3d0>
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	755a      	strb	r2, [r3, #21]
 800d372:	2301      	movs	r3, #1
 800d374:	e01c      	b.n	800d3b0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	7d1b      	ldrb	r3, [r3, #20]
 800d37a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d37e:	b2da      	uxtb	r2, r3
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	7858      	ldrb	r0, [r3, #1]
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d38e:	2301      	movs	r3, #1
 800d390:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d392:	f7fd fcf1 	bl	800ad78 <disk_read>
 800d396:	4603      	mov	r3, r0
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d004      	beq.n	800d3a6 <f_lseek+0x400>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	755a      	strb	r2, [r3, #21]
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	e004      	b.n	800d3b0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3aa:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d3ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3740      	adds	r7, #64	@ 0x40
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800d3b8:	b590      	push	{r4, r7, lr}
 800d3ba:	b09d      	sub	sp, #116	@ 0x74
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	60f8      	str	r0, [r7, #12]
 800d3c0:	607a      	str	r2, [r7, #4]
 800d3c2:	603b      	str	r3, [r7, #0]
 800d3c4:	460b      	mov	r3, r1
 800d3c6:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800d3cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d3d0:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800d3d2:	f107 030c 	add.w	r3, r7, #12
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	f7fe feab 	bl	800c132 <get_ldnumber>
 800d3dc:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	da02      	bge.n	800d3ea <f_mkfs+0x32>
 800d3e4:	230b      	movs	r3, #11
 800d3e6:	f000 bc0d 	b.w	800dc04 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800d3ea:	4a94      	ldr	r2, [pc, #592]	@ (800d63c <f_mkfs+0x284>)
 800d3ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d005      	beq.n	800d402 <f_mkfs+0x4a>
 800d3f6:	4a91      	ldr	r2, [pc, #580]	@ (800d63c <f_mkfs+0x284>)
 800d3f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3fe:	2200      	movs	r2, #0
 800d400:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800d402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d404:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800d408:	2300      	movs	r3, #0
 800d40a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800d40e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d412:	4618      	mov	r0, r3
 800d414:	f7fd fc8a 	bl	800ad2c <disk_initialize>
 800d418:	4603      	mov	r3, r0
 800d41a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800d41e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d422:	f003 0301 	and.w	r3, r3, #1
 800d426:	2b00      	cmp	r3, #0
 800d428:	d001      	beq.n	800d42e <f_mkfs+0x76>
 800d42a:	2303      	movs	r3, #3
 800d42c:	e3ea      	b.n	800dc04 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800d42e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d432:	f003 0304 	and.w	r3, r3, #4
 800d436:	2b00      	cmp	r3, #0
 800d438:	d001      	beq.n	800d43e <f_mkfs+0x86>
 800d43a:	230a      	movs	r3, #10
 800d43c:	e3e2      	b.n	800dc04 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800d43e:	f107 0214 	add.w	r2, r7, #20
 800d442:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d446:	2103      	movs	r1, #3
 800d448:	4618      	mov	r0, r3
 800d44a:	f7fd fcd5 	bl	800adf8 <disk_ioctl>
 800d44e:	4603      	mov	r3, r0
 800d450:	2b00      	cmp	r3, #0
 800d452:	d10c      	bne.n	800d46e <f_mkfs+0xb6>
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d009      	beq.n	800d46e <f_mkfs+0xb6>
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d460:	d805      	bhi.n	800d46e <f_mkfs+0xb6>
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	1e5a      	subs	r2, r3, #1
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	4013      	ands	r3, r2
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d001      	beq.n	800d472 <f_mkfs+0xba>
 800d46e:	2301      	movs	r3, #1
 800d470:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800d472:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d476:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d003      	beq.n	800d486 <f_mkfs+0xce>
 800d47e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	429a      	cmp	r2, r3
 800d484:	d309      	bcc.n	800d49a <f_mkfs+0xe2>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d48c:	d805      	bhi.n	800d49a <f_mkfs+0xe2>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	1e5a      	subs	r2, r3, #1
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	4013      	ands	r3, r2
 800d496:	2b00      	cmp	r3, #0
 800d498:	d001      	beq.n	800d49e <f_mkfs+0xe6>
 800d49a:	2313      	movs	r3, #19
 800d49c:	e3b2      	b.n	800dc04 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800d49e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d4a0:	687a      	ldr	r2, [r7, #4]
 800d4a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4a6:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800d4ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d4ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800d4b8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d4ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4bc:	fb02 f303 	mul.w	r3, r2, r3
 800d4c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800d4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d101      	bne.n	800d4cc <f_mkfs+0x114>
 800d4c8:	230e      	movs	r3, #14
 800d4ca:	e39b      	b.n	800dc04 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800d4cc:	f107 0210 	add.w	r2, r7, #16
 800d4d0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d4d4:	2101      	movs	r1, #1
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7fd fc8e 	bl	800adf8 <disk_ioctl>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d001      	beq.n	800d4e6 <f_mkfs+0x12e>
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	e38e      	b.n	800dc04 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800d4e6:	7afb      	ldrb	r3, [r7, #11]
 800d4e8:	f003 0308 	and.w	r3, r3, #8
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d001      	beq.n	800d4f4 <f_mkfs+0x13c>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	e000      	b.n	800d4f6 <f_mkfs+0x13e>
 800d4f4:	233f      	movs	r3, #63	@ 0x3f
 800d4f6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d901      	bls.n	800d504 <f_mkfs+0x14c>
 800d500:	230e      	movs	r3, #14
 800d502:	e37f      	b.n	800dc04 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800d504:	693a      	ldr	r2, [r7, #16]
 800d506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d508:	1ad3      	subs	r3, r2, r3
 800d50a:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800d50c:	693b      	ldr	r3, [r7, #16]
 800d50e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d510:	d801      	bhi.n	800d516 <f_mkfs+0x15e>
 800d512:	230e      	movs	r3, #14
 800d514:	e376      	b.n	800dc04 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	2b80      	cmp	r3, #128	@ 0x80
 800d51a:	d901      	bls.n	800d520 <f_mkfs+0x168>
 800d51c:	2313      	movs	r3, #19
 800d51e:	e371      	b.n	800dc04 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800d520:	7afb      	ldrb	r3, [r7, #11]
 800d522:	f003 0302 	and.w	r3, r3, #2
 800d526:	2b00      	cmp	r3, #0
 800d528:	d00d      	beq.n	800d546 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800d52a:	7afb      	ldrb	r3, [r7, #11]
 800d52c:	f003 0307 	and.w	r3, r3, #7
 800d530:	2b02      	cmp	r3, #2
 800d532:	d004      	beq.n	800d53e <f_mkfs+0x186>
 800d534:	7afb      	ldrb	r3, [r7, #11]
 800d536:	f003 0301 	and.w	r3, r3, #1
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d103      	bne.n	800d546 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800d53e:	2303      	movs	r3, #3
 800d540:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d544:	e009      	b.n	800d55a <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800d546:	7afb      	ldrb	r3, [r7, #11]
 800d548:	f003 0301 	and.w	r3, r3, #1
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d101      	bne.n	800d554 <f_mkfs+0x19c>
 800d550:	2313      	movs	r3, #19
 800d552:	e357      	b.n	800dc04 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800d554:	2302      	movs	r3, #2
 800d556:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800d55e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d562:	2b03      	cmp	r3, #3
 800d564:	d13c      	bne.n	800d5e0 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800d566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d11b      	bne.n	800d5a4 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	0c5b      	lsrs	r3, r3, #17
 800d570:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800d572:	2300      	movs	r3, #0
 800d574:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d576:	2301      	movs	r3, #1
 800d578:	653b      	str	r3, [r7, #80]	@ 0x50
 800d57a:	e005      	b.n	800d588 <f_mkfs+0x1d0>
 800d57c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d57e:	3301      	adds	r3, #1
 800d580:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d584:	005b      	lsls	r3, r3, #1
 800d586:	653b      	str	r3, [r7, #80]	@ 0x50
 800d588:	4a2d      	ldr	r2, [pc, #180]	@ (800d640 <f_mkfs+0x288>)
 800d58a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d58c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d007      	beq.n	800d5a4 <f_mkfs+0x1ec>
 800d594:	4a2a      	ldr	r2, [pc, #168]	@ (800d640 <f_mkfs+0x288>)
 800d596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d598:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d59c:	461a      	mov	r2, r3
 800d59e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d2eb      	bcs.n	800d57c <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800d5a4:	693a      	ldr	r2, [r7, #16]
 800d5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5ac:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800d5ae:	6a3b      	ldr	r3, [r7, #32]
 800d5b0:	3302      	adds	r3, #2
 800d5b2:	009a      	lsls	r2, r3, #2
 800d5b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d5b6:	4413      	add	r3, r2
 800d5b8:	1e5a      	subs	r2, r3, #1
 800d5ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d5bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5c0:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800d5c2:	2320      	movs	r3, #32
 800d5c4:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800d5ca:	6a3b      	ldr	r3, [r7, #32]
 800d5cc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d5d0:	4293      	cmp	r3, r2
 800d5d2:	d903      	bls.n	800d5dc <f_mkfs+0x224>
 800d5d4:	6a3b      	ldr	r3, [r7, #32]
 800d5d6:	4a1b      	ldr	r2, [pc, #108]	@ (800d644 <f_mkfs+0x28c>)
 800d5d8:	4293      	cmp	r3, r2
 800d5da:	d952      	bls.n	800d682 <f_mkfs+0x2ca>
 800d5dc:	230e      	movs	r3, #14
 800d5de:	e311      	b.n	800dc04 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800d5e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d11b      	bne.n	800d61e <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800d5e6:	693b      	ldr	r3, [r7, #16]
 800d5e8:	0b1b      	lsrs	r3, r3, #12
 800d5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5f4:	e005      	b.n	800d602 <f_mkfs+0x24a>
 800d5f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5fe:	005b      	lsls	r3, r3, #1
 800d600:	653b      	str	r3, [r7, #80]	@ 0x50
 800d602:	4a11      	ldr	r2, [pc, #68]	@ (800d648 <f_mkfs+0x290>)
 800d604:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d606:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d007      	beq.n	800d61e <f_mkfs+0x266>
 800d60e:	4a0e      	ldr	r2, [pc, #56]	@ (800d648 <f_mkfs+0x290>)
 800d610:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d616:	461a      	mov	r2, r3
 800d618:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d2eb      	bcs.n	800d5f6 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800d61e:	693a      	ldr	r2, [r7, #16]
 800d620:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d622:	fbb2 f3f3 	udiv	r3, r2, r3
 800d626:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800d628:	6a3b      	ldr	r3, [r7, #32]
 800d62a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d62e:	4293      	cmp	r3, r2
 800d630:	d90c      	bls.n	800d64c <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800d632:	6a3b      	ldr	r3, [r7, #32]
 800d634:	3302      	adds	r3, #2
 800d636:	005b      	lsls	r3, r3, #1
 800d638:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d63a:	e012      	b.n	800d662 <f_mkfs+0x2aa>
 800d63c:	200055f4 	.word	0x200055f4
 800d640:	08010a0c 	.word	0x08010a0c
 800d644:	0ffffff5 	.word	0x0ffffff5
 800d648:	08010a1c 	.word	0x08010a1c
				} else {
					fmt = FS_FAT12;
 800d64c:	2301      	movs	r3, #1
 800d64e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800d652:	6a3a      	ldr	r2, [r7, #32]
 800d654:	4613      	mov	r3, r2
 800d656:	005b      	lsls	r3, r3, #1
 800d658:	4413      	add	r3, r2
 800d65a:	3301      	adds	r3, #1
 800d65c:	085b      	lsrs	r3, r3, #1
 800d65e:	3303      	adds	r3, #3
 800d660:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800d662:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d664:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d666:	4413      	add	r3, r2
 800d668:	1e5a      	subs	r2, r3, #1
 800d66a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d66c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d670:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800d672:	2301      	movs	r3, #1
 800d674:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800d676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d678:	015a      	lsls	r2, r3, #5
 800d67a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d67c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d680:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800d682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d686:	4413      	add	r3, r2
 800d688:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800d68a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d68c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d68e:	fb03 f202 	mul.w	r2, r3, r2
 800d692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d694:	4413      	add	r3, r2
 800d696:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d698:	4413      	add	r3, r2
 800d69a:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800d69c:	697a      	ldr	r2, [r7, #20]
 800d69e:	69fb      	ldr	r3, [r7, #28]
 800d6a0:	4413      	add	r3, r2
 800d6a2:	1e5a      	subs	r2, r3, #1
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	425b      	negs	r3, r3
 800d6a8:	401a      	ands	r2, r3
 800d6aa:	69fb      	ldr	r3, [r7, #28]
 800d6ac:	1ad3      	subs	r3, r2, r3
 800d6ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800d6b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6b4:	2b03      	cmp	r3, #3
 800d6b6:	d108      	bne.n	800d6ca <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800d6b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d6ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d6bc:	4413      	add	r3, r2
 800d6be:	657b      	str	r3, [r7, #84]	@ 0x54
 800d6c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d6c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d6c4:	4413      	add	r3, r2
 800d6c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d6c8:	e006      	b.n	800d6d8 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800d6ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d6cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d6ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d6d4:	4413      	add	r3, r2
 800d6d6:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800d6d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6da:	011a      	lsls	r2, r3, #4
 800d6dc:	69fb      	ldr	r3, [r7, #28]
 800d6de:	441a      	add	r2, r3
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e2:	1ad2      	subs	r2, r2, r3
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d901      	bls.n	800d6ee <f_mkfs+0x336>
 800d6ea:	230e      	movs	r3, #14
 800d6ec:	e28a      	b.n	800dc04 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800d6ee:	693a      	ldr	r2, [r7, #16]
 800d6f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6f2:	1ad2      	subs	r2, r2, r3
 800d6f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d6f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d6f8:	fb01 f303 	mul.w	r3, r1, r3
 800d6fc:	1ad2      	subs	r2, r2, r3
 800d6fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d700:	1ad2      	subs	r2, r2, r3
 800d702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d704:	fbb2 f3f3 	udiv	r3, r2, r3
 800d708:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800d70a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d70e:	2b03      	cmp	r3, #3
 800d710:	d10f      	bne.n	800d732 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800d712:	6a3b      	ldr	r3, [r7, #32]
 800d714:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d718:	4293      	cmp	r3, r2
 800d71a:	d80a      	bhi.n	800d732 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d105      	bne.n	800d72e <f_mkfs+0x376>
 800d722:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d724:	085b      	lsrs	r3, r3, #1
 800d726:	607b      	str	r3, [r7, #4]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d144      	bne.n	800d7b8 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800d72e:	230e      	movs	r3, #14
 800d730:	e268      	b.n	800dc04 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800d732:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d736:	2b02      	cmp	r3, #2
 800d738:	d133      	bne.n	800d7a2 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800d73a:	6a3b      	ldr	r3, [r7, #32]
 800d73c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d740:	4293      	cmp	r3, r2
 800d742:	d91e      	bls.n	800d782 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d107      	bne.n	800d75a <f_mkfs+0x3a2>
 800d74a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d74c:	005b      	lsls	r3, r3, #1
 800d74e:	2b40      	cmp	r3, #64	@ 0x40
 800d750:	d803      	bhi.n	800d75a <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800d752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d754:	005b      	lsls	r3, r3, #1
 800d756:	607b      	str	r3, [r7, #4]
 800d758:	e033      	b.n	800d7c2 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800d75a:	7afb      	ldrb	r3, [r7, #11]
 800d75c:	f003 0302 	and.w	r3, r3, #2
 800d760:	2b00      	cmp	r3, #0
 800d762:	d003      	beq.n	800d76c <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800d764:	2303      	movs	r3, #3
 800d766:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d76a:	e02a      	b.n	800d7c2 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d105      	bne.n	800d77e <f_mkfs+0x3c6>
 800d772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d774:	005b      	lsls	r3, r3, #1
 800d776:	607b      	str	r3, [r7, #4]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2b80      	cmp	r3, #128	@ 0x80
 800d77c:	d91e      	bls.n	800d7bc <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800d77e:	230e      	movs	r3, #14
 800d780:	e240      	b.n	800dc04 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800d782:	6a3b      	ldr	r3, [r7, #32]
 800d784:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d788:	4293      	cmp	r3, r2
 800d78a:	d80a      	bhi.n	800d7a2 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d105      	bne.n	800d79e <f_mkfs+0x3e6>
 800d792:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d794:	005b      	lsls	r3, r3, #1
 800d796:	607b      	str	r3, [r7, #4]
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2b80      	cmp	r3, #128	@ 0x80
 800d79c:	d910      	bls.n	800d7c0 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800d79e:	230e      	movs	r3, #14
 800d7a0:	e230      	b.n	800dc04 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800d7a2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d10c      	bne.n	800d7c4 <f_mkfs+0x40c>
 800d7aa:	6a3b      	ldr	r3, [r7, #32]
 800d7ac:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d7b0:	4293      	cmp	r3, r2
 800d7b2:	d907      	bls.n	800d7c4 <f_mkfs+0x40c>
 800d7b4:	230e      	movs	r3, #14
 800d7b6:	e225      	b.n	800dc04 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800d7b8:	bf00      	nop
 800d7ba:	e6ce      	b.n	800d55a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d7bc:	bf00      	nop
 800d7be:	e6cc      	b.n	800d55a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d7c0:	bf00      	nop
			pau = au;
 800d7c2:	e6ca      	b.n	800d55a <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800d7c4:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800d7c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7ce:	f7fd fbd4 	bl	800af7a <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800d7d2:	220b      	movs	r2, #11
 800d7d4:	49b2      	ldr	r1, [pc, #712]	@ (800daa0 <f_mkfs+0x6e8>)
 800d7d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7d8:	f7fd fbae 	bl	800af38 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800d7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7de:	330b      	adds	r3, #11
 800d7e0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d7e2:	4611      	mov	r1, r2
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f7fd fb60 	bl	800aeaa <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800d7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ec:	330d      	adds	r3, #13
 800d7ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d7f0:	b2d2      	uxtb	r2, r2
 800d7f2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800d7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7f6:	330e      	adds	r3, #14
 800d7f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7fa:	b292      	uxth	r2, r2
 800d7fc:	4611      	mov	r1, r2
 800d7fe:	4618      	mov	r0, r3
 800d800:	f7fd fb53 	bl	800aeaa <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800d804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d806:	3310      	adds	r3, #16
 800d808:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d80a:	b2d2      	uxtb	r2, r2
 800d80c:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800d80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d810:	f103 0211 	add.w	r2, r3, #17
 800d814:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d818:	2b03      	cmp	r3, #3
 800d81a:	d002      	beq.n	800d822 <f_mkfs+0x46a>
 800d81c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d81e:	b29b      	uxth	r3, r3
 800d820:	e000      	b.n	800d824 <f_mkfs+0x46c>
 800d822:	2300      	movs	r3, #0
 800d824:	4619      	mov	r1, r3
 800d826:	4610      	mov	r0, r2
 800d828:	f7fd fb3f 	bl	800aeaa <st_word>
		if (sz_vol < 0x10000) {
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d832:	d208      	bcs.n	800d846 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800d834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d836:	3313      	adds	r3, #19
 800d838:	693a      	ldr	r2, [r7, #16]
 800d83a:	b292      	uxth	r2, r2
 800d83c:	4611      	mov	r1, r2
 800d83e:	4618      	mov	r0, r3
 800d840:	f7fd fb33 	bl	800aeaa <st_word>
 800d844:	e006      	b.n	800d854 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800d846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d848:	3320      	adds	r3, #32
 800d84a:	693a      	ldr	r2, [r7, #16]
 800d84c:	4611      	mov	r1, r2
 800d84e:	4618      	mov	r0, r3
 800d850:	f7fd fb46 	bl	800aee0 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800d854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d856:	3315      	adds	r3, #21
 800d858:	22f8      	movs	r2, #248	@ 0xf8
 800d85a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800d85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d85e:	3318      	adds	r3, #24
 800d860:	213f      	movs	r1, #63	@ 0x3f
 800d862:	4618      	mov	r0, r3
 800d864:	f7fd fb21 	bl	800aeaa <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800d868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d86a:	331a      	adds	r3, #26
 800d86c:	21ff      	movs	r1, #255	@ 0xff
 800d86e:	4618      	mov	r0, r3
 800d870:	f7fd fb1b 	bl	800aeaa <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800d874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d876:	331c      	adds	r3, #28
 800d878:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d87a:	4618      	mov	r0, r3
 800d87c:	f7fd fb30 	bl	800aee0 <st_dword>
		if (fmt == FS_FAT32) {
 800d880:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d884:	2b03      	cmp	r3, #3
 800d886:	d131      	bne.n	800d8ec <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800d888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d88a:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 800d88e:	f7fc fff1 	bl	800a874 <get_fattime>
 800d892:	4603      	mov	r3, r0
 800d894:	4619      	mov	r1, r3
 800d896:	4620      	mov	r0, r4
 800d898:	f7fd fb22 	bl	800aee0 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800d89c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89e:	3324      	adds	r3, #36	@ 0x24
 800d8a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fd fb1c 	bl	800aee0 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800d8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8aa:	332c      	adds	r3, #44	@ 0x2c
 800d8ac:	2102      	movs	r1, #2
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7fd fb16 	bl	800aee0 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800d8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b6:	3330      	adds	r3, #48	@ 0x30
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7fd faf5 	bl	800aeaa <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800d8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c2:	3332      	adds	r3, #50	@ 0x32
 800d8c4:	2106      	movs	r1, #6
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	f7fd faef 	bl	800aeaa <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800d8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ce:	3340      	adds	r3, #64	@ 0x40
 800d8d0:	2280      	movs	r2, #128	@ 0x80
 800d8d2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800d8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d6:	3342      	adds	r3, #66	@ 0x42
 800d8d8:	2229      	movs	r2, #41	@ 0x29
 800d8da:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800d8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8de:	3347      	adds	r3, #71	@ 0x47
 800d8e0:	2213      	movs	r2, #19
 800d8e2:	4970      	ldr	r1, [pc, #448]	@ (800daa4 <f_mkfs+0x6ec>)
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	f7fd fb27 	bl	800af38 <mem_cpy>
 800d8ea:	e020      	b.n	800d92e <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800d8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ee:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 800d8f2:	f7fc ffbf 	bl	800a874 <get_fattime>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	4619      	mov	r1, r3
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	f7fd faf0 	bl	800aee0 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800d900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d902:	3316      	adds	r3, #22
 800d904:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d906:	b292      	uxth	r2, r2
 800d908:	4611      	mov	r1, r2
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7fd facd 	bl	800aeaa <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800d910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d912:	3324      	adds	r3, #36	@ 0x24
 800d914:	2280      	movs	r2, #128	@ 0x80
 800d916:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800d918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91a:	3326      	adds	r3, #38	@ 0x26
 800d91c:	2229      	movs	r2, #41	@ 0x29
 800d91e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800d920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d922:	332b      	adds	r3, #43	@ 0x2b
 800d924:	2213      	movs	r2, #19
 800d926:	4960      	ldr	r1, [pc, #384]	@ (800daa8 <f_mkfs+0x6f0>)
 800d928:	4618      	mov	r0, r3
 800d92a:	f7fd fb05 	bl	800af38 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800d92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d930:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d934:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d938:	4618      	mov	r0, r3
 800d93a:	f7fd fab6 	bl	800aeaa <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800d93e:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d942:	2301      	movs	r3, #1
 800d944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d946:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d948:	f7fd fa36 	bl	800adb8 <disk_write>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d001      	beq.n	800d956 <f_mkfs+0x59e>
 800d952:	2301      	movs	r3, #1
 800d954:	e156      	b.n	800dc04 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800d956:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d95a:	2b03      	cmp	r3, #3
 800d95c:	d140      	bne.n	800d9e0 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800d95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d960:	1d9a      	adds	r2, r3, #6
 800d962:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d966:	2301      	movs	r3, #1
 800d968:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d96a:	f7fd fa25 	bl	800adb8 <disk_write>
			mem_set(buf, 0, ss);
 800d96e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d970:	461a      	mov	r2, r3
 800d972:	2100      	movs	r1, #0
 800d974:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d976:	f7fd fb00 	bl	800af7a <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800d97a:	494c      	ldr	r1, [pc, #304]	@ (800daac <f_mkfs+0x6f4>)
 800d97c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d97e:	f7fd faaf 	bl	800aee0 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800d982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d984:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d988:	4949      	ldr	r1, [pc, #292]	@ (800dab0 <f_mkfs+0x6f8>)
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7fd faa8 	bl	800aee0 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800d990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d992:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d996:	6a3b      	ldr	r3, [r7, #32]
 800d998:	3b01      	subs	r3, #1
 800d99a:	4619      	mov	r1, r3
 800d99c:	4610      	mov	r0, r2
 800d99e:	f7fd fa9f 	bl	800aee0 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800d9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d9a8:	2102      	movs	r1, #2
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f7fd fa98 	bl	800aee0 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800d9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d9b6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7fd fa75 	bl	800aeaa <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800d9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c2:	1dda      	adds	r2, r3, #7
 800d9c4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d9cc:	f7fd f9f4 	bl	800adb8 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800d9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d2:	1c5a      	adds	r2, r3, #1
 800d9d4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d9d8:	2301      	movs	r3, #1
 800d9da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d9dc:	f7fd f9ec 	bl	800adb8 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800d9e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9e2:	2100      	movs	r1, #0
 800d9e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d9e6:	f7fd fac8 	bl	800af7a <mem_set>
		sect = b_fat;		/* FAT start sector */
 800d9ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9ec:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9f2:	e04b      	b.n	800da8c <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800d9f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d9f8:	2b03      	cmp	r3, #3
 800d9fa:	d113      	bne.n	800da24 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800d9fc:	f06f 0107 	mvn.w	r1, #7
 800da00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da02:	f7fd fa6d 	bl	800aee0 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800da06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da08:	3304      	adds	r3, #4
 800da0a:	f04f 31ff 	mov.w	r1, #4294967295
 800da0e:	4618      	mov	r0, r3
 800da10:	f7fd fa66 	bl	800aee0 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800da14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da16:	3308      	adds	r3, #8
 800da18:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800da1c:	4618      	mov	r0, r3
 800da1e:	f7fd fa5f 	bl	800aee0 <st_dword>
 800da22:	e00b      	b.n	800da3c <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800da24:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d101      	bne.n	800da30 <f_mkfs+0x678>
 800da2c:	4b21      	ldr	r3, [pc, #132]	@ (800dab4 <f_mkfs+0x6fc>)
 800da2e:	e001      	b.n	800da34 <f_mkfs+0x67c>
 800da30:	f06f 0307 	mvn.w	r3, #7
 800da34:	4619      	mov	r1, r3
 800da36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da38:	f7fd fa52 	bl	800aee0 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800da3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800da3e:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800da40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da44:	4293      	cmp	r3, r2
 800da46:	bf28      	it	cs
 800da48:	4613      	movcs	r3, r2
 800da4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800da4c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800da50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da52:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800da56:	f7fd f9af 	bl	800adb8 <disk_write>
 800da5a:	4603      	mov	r3, r0
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d001      	beq.n	800da64 <f_mkfs+0x6ac>
 800da60:	2301      	movs	r3, #1
 800da62:	e0cf      	b.n	800dc04 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800da64:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800da66:	461a      	mov	r2, r3
 800da68:	2100      	movs	r1, #0
 800da6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da6c:	f7fd fa85 	bl	800af7a <mem_set>
				sect += n; nsect -= n;
 800da70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da74:	4413      	add	r3, r2
 800da76:	667b      	str	r3, [r7, #100]	@ 0x64
 800da78:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da7c:	1ad3      	subs	r3, r2, r3
 800da7e:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 800da80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da82:	2b00      	cmp	r3, #0
 800da84:	d1dc      	bne.n	800da40 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800da86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da88:	3301      	adds	r3, #1
 800da8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da90:	429a      	cmp	r2, r3
 800da92:	d3af      	bcc.n	800d9f4 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800da94:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800da98:	2b03      	cmp	r3, #3
 800da9a:	d10d      	bne.n	800dab8 <f_mkfs+0x700>
 800da9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da9e:	e00c      	b.n	800daba <f_mkfs+0x702>
 800daa0:	08010924 	.word	0x08010924
 800daa4:	08010930 	.word	0x08010930
 800daa8:	08010944 	.word	0x08010944
 800daac:	41615252 	.word	0x41615252
 800dab0:	61417272 	.word	0x61417272
 800dab4:	00fffff8 	.word	0x00fffff8
 800dab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daba:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800dabc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac0:	4293      	cmp	r3, r2
 800dac2:	bf28      	it	cs
 800dac4:	4613      	movcs	r3, r2
 800dac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800dac8:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800dacc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dace:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dad0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dad2:	f7fd f971 	bl	800adb8 <disk_write>
 800dad6:	4603      	mov	r3, r0
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d001      	beq.n	800dae0 <f_mkfs+0x728>
 800dadc:	2301      	movs	r3, #1
 800dade:	e091      	b.n	800dc04 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800dae0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dae4:	4413      	add	r3, r2
 800dae6:	667b      	str	r3, [r7, #100]	@ 0x64
 800dae8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800daea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800daec:	1ad3      	subs	r3, r2, r3
 800daee:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 800daf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d1e2      	bne.n	800dabc <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800daf6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dafa:	2b03      	cmp	r3, #3
 800dafc:	d103      	bne.n	800db06 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800dafe:	230c      	movs	r3, #12
 800db00:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800db04:	e010      	b.n	800db28 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db0c:	d303      	bcc.n	800db16 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800db0e:	2306      	movs	r3, #6
 800db10:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800db14:	e008      	b.n	800db28 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800db16:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800db1a:	2b02      	cmp	r3, #2
 800db1c:	d101      	bne.n	800db22 <f_mkfs+0x76a>
 800db1e:	2304      	movs	r3, #4
 800db20:	e000      	b.n	800db24 <f_mkfs+0x76c>
 800db22:	2301      	movs	r3, #1
 800db24:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800db28:	7afb      	ldrb	r3, [r7, #11]
 800db2a:	f003 0308 	and.w	r3, r3, #8
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d15b      	bne.n	800dbea <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800db32:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800db34:	461a      	mov	r2, r3
 800db36:	2100      	movs	r1, #0
 800db38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db3a:	f7fd fa1e 	bl	800af7a <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800db3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db40:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800db44:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800db48:	4618      	mov	r0, r3
 800db4a:	f7fd f9ae 	bl	800aeaa <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800db4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db50:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800db54:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800db56:	69bb      	ldr	r3, [r7, #24]
 800db58:	2200      	movs	r2, #0
 800db5a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	3301      	adds	r3, #1
 800db60:	2201      	movs	r2, #1
 800db62:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800db64:	69bb      	ldr	r3, [r7, #24]
 800db66:	3302      	adds	r3, #2
 800db68:	2201      	movs	r2, #1
 800db6a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	3303      	adds	r3, #3
 800db70:	2200      	movs	r2, #0
 800db72:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800db74:	69bb      	ldr	r3, [r7, #24]
 800db76:	3304      	adds	r3, #4
 800db78:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800db7c:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800db7e:	693a      	ldr	r2, [r7, #16]
 800db80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db82:	441a      	add	r2, r3
 800db84:	4b21      	ldr	r3, [pc, #132]	@ (800dc0c <f_mkfs+0x854>)
 800db86:	fba3 1302 	umull	r1, r3, r3, r2
 800db8a:	1ad2      	subs	r2, r2, r3
 800db8c:	0852      	lsrs	r2, r2, #1
 800db8e:	4413      	add	r3, r2
 800db90:	0b5b      	lsrs	r3, r3, #13
 800db92:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800db94:	69bb      	ldr	r3, [r7, #24]
 800db96:	3305      	adds	r3, #5
 800db98:	22fe      	movs	r2, #254	@ 0xfe
 800db9a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800db9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db9e:	089b      	lsrs	r3, r3, #2
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	69bb      	ldr	r3, [r7, #24]
 800dba4:	3306      	adds	r3, #6
 800dba6:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 800dbaa:	b2d2      	uxtb	r2, r2
 800dbac:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800dbae:	69bb      	ldr	r3, [r7, #24]
 800dbb0:	3307      	adds	r3, #7
 800dbb2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dbb4:	b2d2      	uxtb	r2, r2
 800dbb6:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800dbb8:	69bb      	ldr	r3, [r7, #24]
 800dbba:	3308      	adds	r3, #8
 800dbbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f7fd f98e 	bl	800aee0 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800dbc4:	69bb      	ldr	r3, [r7, #24]
 800dbc6:	330c      	adds	r3, #12
 800dbc8:	693a      	ldr	r2, [r7, #16]
 800dbca:	4611      	mov	r1, r2
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f7fd f987 	bl	800aee0 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800dbd2:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	2200      	movs	r2, #0
 800dbda:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dbdc:	f7fd f8ec 	bl	800adb8 <disk_write>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d001      	beq.n	800dbea <f_mkfs+0x832>
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	e00c      	b.n	800dc04 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800dbea:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800dbee:	2200      	movs	r2, #0
 800dbf0:	2100      	movs	r1, #0
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f7fd f900 	bl	800adf8 <disk_ioctl>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d001      	beq.n	800dc02 <f_mkfs+0x84a>
 800dbfe:	2301      	movs	r3, #1
 800dc00:	e000      	b.n	800dc04 <f_mkfs+0x84c>

	return FR_OK;
 800dc02:	2300      	movs	r3, #0
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	3774      	adds	r7, #116	@ 0x74
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd90      	pop	{r4, r7, pc}
 800dc0c:	0515565b 	.word	0x0515565b

0800dc10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b087      	sub	sp, #28
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	60f8      	str	r0, [r7, #12]
 800dc18:	60b9      	str	r1, [r7, #8]
 800dc1a:	4613      	mov	r3, r2
 800dc1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dc1e:	2301      	movs	r3, #1
 800dc20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dc22:	2300      	movs	r3, #0
 800dc24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dc26:	4b1f      	ldr	r3, [pc, #124]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc28:	7a5b      	ldrb	r3, [r3, #9]
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d131      	bne.n	800dc94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dc30:	4b1c      	ldr	r3, [pc, #112]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc32:	7a5b      	ldrb	r3, [r3, #9]
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	461a      	mov	r2, r3
 800dc38:	4b1a      	ldr	r3, [pc, #104]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dc3e:	4b19      	ldr	r3, [pc, #100]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc40:	7a5b      	ldrb	r3, [r3, #9]
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	4a17      	ldr	r2, [pc, #92]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc46:	009b      	lsls	r3, r3, #2
 800dc48:	4413      	add	r3, r2
 800dc4a:	68fa      	ldr	r2, [r7, #12]
 800dc4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dc4e:	4b15      	ldr	r3, [pc, #84]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc50:	7a5b      	ldrb	r3, [r3, #9]
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	461a      	mov	r2, r3
 800dc56:	4b13      	ldr	r3, [pc, #76]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc58:	4413      	add	r3, r2
 800dc5a:	79fa      	ldrb	r2, [r7, #7]
 800dc5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dc5e:	4b11      	ldr	r3, [pc, #68]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc60:	7a5b      	ldrb	r3, [r3, #9]
 800dc62:	b2db      	uxtb	r3, r3
 800dc64:	1c5a      	adds	r2, r3, #1
 800dc66:	b2d1      	uxtb	r1, r2
 800dc68:	4a0e      	ldr	r2, [pc, #56]	@ (800dca4 <FATFS_LinkDriverEx+0x94>)
 800dc6a:	7251      	strb	r1, [r2, #9]
 800dc6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dc6e:	7dbb      	ldrb	r3, [r7, #22]
 800dc70:	3330      	adds	r3, #48	@ 0x30
 800dc72:	b2da      	uxtb	r2, r3
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	3301      	adds	r3, #1
 800dc7c:	223a      	movs	r2, #58	@ 0x3a
 800dc7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	3302      	adds	r3, #2
 800dc84:	222f      	movs	r2, #47	@ 0x2f
 800dc86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	3303      	adds	r3, #3
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dc90:	2300      	movs	r3, #0
 800dc92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dc94:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc96:	4618      	mov	r0, r3
 800dc98:	371c      	adds	r7, #28
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca0:	4770      	bx	lr
 800dca2:	bf00      	nop
 800dca4:	2000561c 	.word	0x2000561c

0800dca8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b082      	sub	sp, #8
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
 800dcb0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	6839      	ldr	r1, [r7, #0]
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f7ff ffaa 	bl	800dc10 <FATFS_LinkDriverEx>
 800dcbc:	4603      	mov	r3, r0
}
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	3708      	adds	r7, #8
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}

0800dcc6 <__cvt>:
 800dcc6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dcca:	ec57 6b10 	vmov	r6, r7, d0
 800dcce:	2f00      	cmp	r7, #0
 800dcd0:	460c      	mov	r4, r1
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	463b      	mov	r3, r7
 800dcd6:	bfbb      	ittet	lt
 800dcd8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dcdc:	461f      	movlt	r7, r3
 800dcde:	2300      	movge	r3, #0
 800dce0:	232d      	movlt	r3, #45	@ 0x2d
 800dce2:	700b      	strb	r3, [r1, #0]
 800dce4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dce6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dcea:	4691      	mov	r9, r2
 800dcec:	f023 0820 	bic.w	r8, r3, #32
 800dcf0:	bfbc      	itt	lt
 800dcf2:	4632      	movlt	r2, r6
 800dcf4:	4616      	movlt	r6, r2
 800dcf6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dcfa:	d005      	beq.n	800dd08 <__cvt+0x42>
 800dcfc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dd00:	d100      	bne.n	800dd04 <__cvt+0x3e>
 800dd02:	3401      	adds	r4, #1
 800dd04:	2102      	movs	r1, #2
 800dd06:	e000      	b.n	800dd0a <__cvt+0x44>
 800dd08:	2103      	movs	r1, #3
 800dd0a:	ab03      	add	r3, sp, #12
 800dd0c:	9301      	str	r3, [sp, #4]
 800dd0e:	ab02      	add	r3, sp, #8
 800dd10:	9300      	str	r3, [sp, #0]
 800dd12:	ec47 6b10 	vmov	d0, r6, r7
 800dd16:	4653      	mov	r3, sl
 800dd18:	4622      	mov	r2, r4
 800dd1a:	f000 ff3d 	bl	800eb98 <_dtoa_r>
 800dd1e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dd22:	4605      	mov	r5, r0
 800dd24:	d119      	bne.n	800dd5a <__cvt+0x94>
 800dd26:	f019 0f01 	tst.w	r9, #1
 800dd2a:	d00e      	beq.n	800dd4a <__cvt+0x84>
 800dd2c:	eb00 0904 	add.w	r9, r0, r4
 800dd30:	2200      	movs	r2, #0
 800dd32:	2300      	movs	r3, #0
 800dd34:	4630      	mov	r0, r6
 800dd36:	4639      	mov	r1, r7
 800dd38:	f7f2 fee6 	bl	8000b08 <__aeabi_dcmpeq>
 800dd3c:	b108      	cbz	r0, 800dd42 <__cvt+0x7c>
 800dd3e:	f8cd 900c 	str.w	r9, [sp, #12]
 800dd42:	2230      	movs	r2, #48	@ 0x30
 800dd44:	9b03      	ldr	r3, [sp, #12]
 800dd46:	454b      	cmp	r3, r9
 800dd48:	d31e      	bcc.n	800dd88 <__cvt+0xc2>
 800dd4a:	9b03      	ldr	r3, [sp, #12]
 800dd4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd4e:	1b5b      	subs	r3, r3, r5
 800dd50:	4628      	mov	r0, r5
 800dd52:	6013      	str	r3, [r2, #0]
 800dd54:	b004      	add	sp, #16
 800dd56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd5a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dd5e:	eb00 0904 	add.w	r9, r0, r4
 800dd62:	d1e5      	bne.n	800dd30 <__cvt+0x6a>
 800dd64:	7803      	ldrb	r3, [r0, #0]
 800dd66:	2b30      	cmp	r3, #48	@ 0x30
 800dd68:	d10a      	bne.n	800dd80 <__cvt+0xba>
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	4630      	mov	r0, r6
 800dd70:	4639      	mov	r1, r7
 800dd72:	f7f2 fec9 	bl	8000b08 <__aeabi_dcmpeq>
 800dd76:	b918      	cbnz	r0, 800dd80 <__cvt+0xba>
 800dd78:	f1c4 0401 	rsb	r4, r4, #1
 800dd7c:	f8ca 4000 	str.w	r4, [sl]
 800dd80:	f8da 3000 	ldr.w	r3, [sl]
 800dd84:	4499      	add	r9, r3
 800dd86:	e7d3      	b.n	800dd30 <__cvt+0x6a>
 800dd88:	1c59      	adds	r1, r3, #1
 800dd8a:	9103      	str	r1, [sp, #12]
 800dd8c:	701a      	strb	r2, [r3, #0]
 800dd8e:	e7d9      	b.n	800dd44 <__cvt+0x7e>

0800dd90 <__exponent>:
 800dd90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd92:	2900      	cmp	r1, #0
 800dd94:	bfba      	itte	lt
 800dd96:	4249      	neglt	r1, r1
 800dd98:	232d      	movlt	r3, #45	@ 0x2d
 800dd9a:	232b      	movge	r3, #43	@ 0x2b
 800dd9c:	2909      	cmp	r1, #9
 800dd9e:	7002      	strb	r2, [r0, #0]
 800dda0:	7043      	strb	r3, [r0, #1]
 800dda2:	dd29      	ble.n	800ddf8 <__exponent+0x68>
 800dda4:	f10d 0307 	add.w	r3, sp, #7
 800dda8:	461d      	mov	r5, r3
 800ddaa:	270a      	movs	r7, #10
 800ddac:	461a      	mov	r2, r3
 800ddae:	fbb1 f6f7 	udiv	r6, r1, r7
 800ddb2:	fb07 1416 	mls	r4, r7, r6, r1
 800ddb6:	3430      	adds	r4, #48	@ 0x30
 800ddb8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ddbc:	460c      	mov	r4, r1
 800ddbe:	2c63      	cmp	r4, #99	@ 0x63
 800ddc0:	f103 33ff 	add.w	r3, r3, #4294967295
 800ddc4:	4631      	mov	r1, r6
 800ddc6:	dcf1      	bgt.n	800ddac <__exponent+0x1c>
 800ddc8:	3130      	adds	r1, #48	@ 0x30
 800ddca:	1e94      	subs	r4, r2, #2
 800ddcc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ddd0:	1c41      	adds	r1, r0, #1
 800ddd2:	4623      	mov	r3, r4
 800ddd4:	42ab      	cmp	r3, r5
 800ddd6:	d30a      	bcc.n	800ddee <__exponent+0x5e>
 800ddd8:	f10d 0309 	add.w	r3, sp, #9
 800dddc:	1a9b      	subs	r3, r3, r2
 800ddde:	42ac      	cmp	r4, r5
 800dde0:	bf88      	it	hi
 800dde2:	2300      	movhi	r3, #0
 800dde4:	3302      	adds	r3, #2
 800dde6:	4403      	add	r3, r0
 800dde8:	1a18      	subs	r0, r3, r0
 800ddea:	b003      	add	sp, #12
 800ddec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddee:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ddf2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ddf6:	e7ed      	b.n	800ddd4 <__exponent+0x44>
 800ddf8:	2330      	movs	r3, #48	@ 0x30
 800ddfa:	3130      	adds	r1, #48	@ 0x30
 800ddfc:	7083      	strb	r3, [r0, #2]
 800ddfe:	70c1      	strb	r1, [r0, #3]
 800de00:	1d03      	adds	r3, r0, #4
 800de02:	e7f1      	b.n	800dde8 <__exponent+0x58>

0800de04 <_printf_float>:
 800de04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de08:	b08d      	sub	sp, #52	@ 0x34
 800de0a:	460c      	mov	r4, r1
 800de0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800de10:	4616      	mov	r6, r2
 800de12:	461f      	mov	r7, r3
 800de14:	4605      	mov	r5, r0
 800de16:	f000 fdbf 	bl	800e998 <_localeconv_r>
 800de1a:	6803      	ldr	r3, [r0, #0]
 800de1c:	9304      	str	r3, [sp, #16]
 800de1e:	4618      	mov	r0, r3
 800de20:	f7f2 fa46 	bl	80002b0 <strlen>
 800de24:	2300      	movs	r3, #0
 800de26:	930a      	str	r3, [sp, #40]	@ 0x28
 800de28:	f8d8 3000 	ldr.w	r3, [r8]
 800de2c:	9005      	str	r0, [sp, #20]
 800de2e:	3307      	adds	r3, #7
 800de30:	f023 0307 	bic.w	r3, r3, #7
 800de34:	f103 0208 	add.w	r2, r3, #8
 800de38:	f894 a018 	ldrb.w	sl, [r4, #24]
 800de3c:	f8d4 b000 	ldr.w	fp, [r4]
 800de40:	f8c8 2000 	str.w	r2, [r8]
 800de44:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800de4c:	9307      	str	r3, [sp, #28]
 800de4e:	f8cd 8018 	str.w	r8, [sp, #24]
 800de52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800de56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de5a:	4b9c      	ldr	r3, [pc, #624]	@ (800e0cc <_printf_float+0x2c8>)
 800de5c:	f04f 32ff 	mov.w	r2, #4294967295
 800de60:	f7f2 fe84 	bl	8000b6c <__aeabi_dcmpun>
 800de64:	bb70      	cbnz	r0, 800dec4 <_printf_float+0xc0>
 800de66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de6a:	4b98      	ldr	r3, [pc, #608]	@ (800e0cc <_printf_float+0x2c8>)
 800de6c:	f04f 32ff 	mov.w	r2, #4294967295
 800de70:	f7f2 fe5e 	bl	8000b30 <__aeabi_dcmple>
 800de74:	bb30      	cbnz	r0, 800dec4 <_printf_float+0xc0>
 800de76:	2200      	movs	r2, #0
 800de78:	2300      	movs	r3, #0
 800de7a:	4640      	mov	r0, r8
 800de7c:	4649      	mov	r1, r9
 800de7e:	f7f2 fe4d 	bl	8000b1c <__aeabi_dcmplt>
 800de82:	b110      	cbz	r0, 800de8a <_printf_float+0x86>
 800de84:	232d      	movs	r3, #45	@ 0x2d
 800de86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de8a:	4a91      	ldr	r2, [pc, #580]	@ (800e0d0 <_printf_float+0x2cc>)
 800de8c:	4b91      	ldr	r3, [pc, #580]	@ (800e0d4 <_printf_float+0x2d0>)
 800de8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800de92:	bf94      	ite	ls
 800de94:	4690      	movls	r8, r2
 800de96:	4698      	movhi	r8, r3
 800de98:	2303      	movs	r3, #3
 800de9a:	6123      	str	r3, [r4, #16]
 800de9c:	f02b 0304 	bic.w	r3, fp, #4
 800dea0:	6023      	str	r3, [r4, #0]
 800dea2:	f04f 0900 	mov.w	r9, #0
 800dea6:	9700      	str	r7, [sp, #0]
 800dea8:	4633      	mov	r3, r6
 800deaa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800deac:	4621      	mov	r1, r4
 800deae:	4628      	mov	r0, r5
 800deb0:	f000 f9d2 	bl	800e258 <_printf_common>
 800deb4:	3001      	adds	r0, #1
 800deb6:	f040 808d 	bne.w	800dfd4 <_printf_float+0x1d0>
 800deba:	f04f 30ff 	mov.w	r0, #4294967295
 800debe:	b00d      	add	sp, #52	@ 0x34
 800dec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec4:	4642      	mov	r2, r8
 800dec6:	464b      	mov	r3, r9
 800dec8:	4640      	mov	r0, r8
 800deca:	4649      	mov	r1, r9
 800decc:	f7f2 fe4e 	bl	8000b6c <__aeabi_dcmpun>
 800ded0:	b140      	cbz	r0, 800dee4 <_printf_float+0xe0>
 800ded2:	464b      	mov	r3, r9
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	bfbc      	itt	lt
 800ded8:	232d      	movlt	r3, #45	@ 0x2d
 800deda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dede:	4a7e      	ldr	r2, [pc, #504]	@ (800e0d8 <_printf_float+0x2d4>)
 800dee0:	4b7e      	ldr	r3, [pc, #504]	@ (800e0dc <_printf_float+0x2d8>)
 800dee2:	e7d4      	b.n	800de8e <_printf_float+0x8a>
 800dee4:	6863      	ldr	r3, [r4, #4]
 800dee6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800deea:	9206      	str	r2, [sp, #24]
 800deec:	1c5a      	adds	r2, r3, #1
 800deee:	d13b      	bne.n	800df68 <_printf_float+0x164>
 800def0:	2306      	movs	r3, #6
 800def2:	6063      	str	r3, [r4, #4]
 800def4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800def8:	2300      	movs	r3, #0
 800defa:	6022      	str	r2, [r4, #0]
 800defc:	9303      	str	r3, [sp, #12]
 800defe:	ab0a      	add	r3, sp, #40	@ 0x28
 800df00:	e9cd a301 	strd	sl, r3, [sp, #4]
 800df04:	ab09      	add	r3, sp, #36	@ 0x24
 800df06:	9300      	str	r3, [sp, #0]
 800df08:	6861      	ldr	r1, [r4, #4]
 800df0a:	ec49 8b10 	vmov	d0, r8, r9
 800df0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800df12:	4628      	mov	r0, r5
 800df14:	f7ff fed7 	bl	800dcc6 <__cvt>
 800df18:	9b06      	ldr	r3, [sp, #24]
 800df1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df1c:	2b47      	cmp	r3, #71	@ 0x47
 800df1e:	4680      	mov	r8, r0
 800df20:	d129      	bne.n	800df76 <_printf_float+0x172>
 800df22:	1cc8      	adds	r0, r1, #3
 800df24:	db02      	blt.n	800df2c <_printf_float+0x128>
 800df26:	6863      	ldr	r3, [r4, #4]
 800df28:	4299      	cmp	r1, r3
 800df2a:	dd41      	ble.n	800dfb0 <_printf_float+0x1ac>
 800df2c:	f1aa 0a02 	sub.w	sl, sl, #2
 800df30:	fa5f fa8a 	uxtb.w	sl, sl
 800df34:	3901      	subs	r1, #1
 800df36:	4652      	mov	r2, sl
 800df38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800df3c:	9109      	str	r1, [sp, #36]	@ 0x24
 800df3e:	f7ff ff27 	bl	800dd90 <__exponent>
 800df42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df44:	1813      	adds	r3, r2, r0
 800df46:	2a01      	cmp	r2, #1
 800df48:	4681      	mov	r9, r0
 800df4a:	6123      	str	r3, [r4, #16]
 800df4c:	dc02      	bgt.n	800df54 <_printf_float+0x150>
 800df4e:	6822      	ldr	r2, [r4, #0]
 800df50:	07d2      	lsls	r2, r2, #31
 800df52:	d501      	bpl.n	800df58 <_printf_float+0x154>
 800df54:	3301      	adds	r3, #1
 800df56:	6123      	str	r3, [r4, #16]
 800df58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d0a2      	beq.n	800dea6 <_printf_float+0xa2>
 800df60:	232d      	movs	r3, #45	@ 0x2d
 800df62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df66:	e79e      	b.n	800dea6 <_printf_float+0xa2>
 800df68:	9a06      	ldr	r2, [sp, #24]
 800df6a:	2a47      	cmp	r2, #71	@ 0x47
 800df6c:	d1c2      	bne.n	800def4 <_printf_float+0xf0>
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d1c0      	bne.n	800def4 <_printf_float+0xf0>
 800df72:	2301      	movs	r3, #1
 800df74:	e7bd      	b.n	800def2 <_printf_float+0xee>
 800df76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800df7a:	d9db      	bls.n	800df34 <_printf_float+0x130>
 800df7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800df80:	d118      	bne.n	800dfb4 <_printf_float+0x1b0>
 800df82:	2900      	cmp	r1, #0
 800df84:	6863      	ldr	r3, [r4, #4]
 800df86:	dd0b      	ble.n	800dfa0 <_printf_float+0x19c>
 800df88:	6121      	str	r1, [r4, #16]
 800df8a:	b913      	cbnz	r3, 800df92 <_printf_float+0x18e>
 800df8c:	6822      	ldr	r2, [r4, #0]
 800df8e:	07d0      	lsls	r0, r2, #31
 800df90:	d502      	bpl.n	800df98 <_printf_float+0x194>
 800df92:	3301      	adds	r3, #1
 800df94:	440b      	add	r3, r1
 800df96:	6123      	str	r3, [r4, #16]
 800df98:	65a1      	str	r1, [r4, #88]	@ 0x58
 800df9a:	f04f 0900 	mov.w	r9, #0
 800df9e:	e7db      	b.n	800df58 <_printf_float+0x154>
 800dfa0:	b913      	cbnz	r3, 800dfa8 <_printf_float+0x1a4>
 800dfa2:	6822      	ldr	r2, [r4, #0]
 800dfa4:	07d2      	lsls	r2, r2, #31
 800dfa6:	d501      	bpl.n	800dfac <_printf_float+0x1a8>
 800dfa8:	3302      	adds	r3, #2
 800dfaa:	e7f4      	b.n	800df96 <_printf_float+0x192>
 800dfac:	2301      	movs	r3, #1
 800dfae:	e7f2      	b.n	800df96 <_printf_float+0x192>
 800dfb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dfb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfb6:	4299      	cmp	r1, r3
 800dfb8:	db05      	blt.n	800dfc6 <_printf_float+0x1c2>
 800dfba:	6823      	ldr	r3, [r4, #0]
 800dfbc:	6121      	str	r1, [r4, #16]
 800dfbe:	07d8      	lsls	r0, r3, #31
 800dfc0:	d5ea      	bpl.n	800df98 <_printf_float+0x194>
 800dfc2:	1c4b      	adds	r3, r1, #1
 800dfc4:	e7e7      	b.n	800df96 <_printf_float+0x192>
 800dfc6:	2900      	cmp	r1, #0
 800dfc8:	bfd4      	ite	le
 800dfca:	f1c1 0202 	rsble	r2, r1, #2
 800dfce:	2201      	movgt	r2, #1
 800dfd0:	4413      	add	r3, r2
 800dfd2:	e7e0      	b.n	800df96 <_printf_float+0x192>
 800dfd4:	6823      	ldr	r3, [r4, #0]
 800dfd6:	055a      	lsls	r2, r3, #21
 800dfd8:	d407      	bmi.n	800dfea <_printf_float+0x1e6>
 800dfda:	6923      	ldr	r3, [r4, #16]
 800dfdc:	4642      	mov	r2, r8
 800dfde:	4631      	mov	r1, r6
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	47b8      	blx	r7
 800dfe4:	3001      	adds	r0, #1
 800dfe6:	d12b      	bne.n	800e040 <_printf_float+0x23c>
 800dfe8:	e767      	b.n	800deba <_printf_float+0xb6>
 800dfea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dfee:	f240 80dd 	bls.w	800e1ac <_printf_float+0x3a8>
 800dff2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dff6:	2200      	movs	r2, #0
 800dff8:	2300      	movs	r3, #0
 800dffa:	f7f2 fd85 	bl	8000b08 <__aeabi_dcmpeq>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d033      	beq.n	800e06a <_printf_float+0x266>
 800e002:	4a37      	ldr	r2, [pc, #220]	@ (800e0e0 <_printf_float+0x2dc>)
 800e004:	2301      	movs	r3, #1
 800e006:	4631      	mov	r1, r6
 800e008:	4628      	mov	r0, r5
 800e00a:	47b8      	blx	r7
 800e00c:	3001      	adds	r0, #1
 800e00e:	f43f af54 	beq.w	800deba <_printf_float+0xb6>
 800e012:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e016:	4543      	cmp	r3, r8
 800e018:	db02      	blt.n	800e020 <_printf_float+0x21c>
 800e01a:	6823      	ldr	r3, [r4, #0]
 800e01c:	07d8      	lsls	r0, r3, #31
 800e01e:	d50f      	bpl.n	800e040 <_printf_float+0x23c>
 800e020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e024:	4631      	mov	r1, r6
 800e026:	4628      	mov	r0, r5
 800e028:	47b8      	blx	r7
 800e02a:	3001      	adds	r0, #1
 800e02c:	f43f af45 	beq.w	800deba <_printf_float+0xb6>
 800e030:	f04f 0900 	mov.w	r9, #0
 800e034:	f108 38ff 	add.w	r8, r8, #4294967295
 800e038:	f104 0a1a 	add.w	sl, r4, #26
 800e03c:	45c8      	cmp	r8, r9
 800e03e:	dc09      	bgt.n	800e054 <_printf_float+0x250>
 800e040:	6823      	ldr	r3, [r4, #0]
 800e042:	079b      	lsls	r3, r3, #30
 800e044:	f100 8103 	bmi.w	800e24e <_printf_float+0x44a>
 800e048:	68e0      	ldr	r0, [r4, #12]
 800e04a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e04c:	4298      	cmp	r0, r3
 800e04e:	bfb8      	it	lt
 800e050:	4618      	movlt	r0, r3
 800e052:	e734      	b.n	800debe <_printf_float+0xba>
 800e054:	2301      	movs	r3, #1
 800e056:	4652      	mov	r2, sl
 800e058:	4631      	mov	r1, r6
 800e05a:	4628      	mov	r0, r5
 800e05c:	47b8      	blx	r7
 800e05e:	3001      	adds	r0, #1
 800e060:	f43f af2b 	beq.w	800deba <_printf_float+0xb6>
 800e064:	f109 0901 	add.w	r9, r9, #1
 800e068:	e7e8      	b.n	800e03c <_printf_float+0x238>
 800e06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	dc39      	bgt.n	800e0e4 <_printf_float+0x2e0>
 800e070:	4a1b      	ldr	r2, [pc, #108]	@ (800e0e0 <_printf_float+0x2dc>)
 800e072:	2301      	movs	r3, #1
 800e074:	4631      	mov	r1, r6
 800e076:	4628      	mov	r0, r5
 800e078:	47b8      	blx	r7
 800e07a:	3001      	adds	r0, #1
 800e07c:	f43f af1d 	beq.w	800deba <_printf_float+0xb6>
 800e080:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e084:	ea59 0303 	orrs.w	r3, r9, r3
 800e088:	d102      	bne.n	800e090 <_printf_float+0x28c>
 800e08a:	6823      	ldr	r3, [r4, #0]
 800e08c:	07d9      	lsls	r1, r3, #31
 800e08e:	d5d7      	bpl.n	800e040 <_printf_float+0x23c>
 800e090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e094:	4631      	mov	r1, r6
 800e096:	4628      	mov	r0, r5
 800e098:	47b8      	blx	r7
 800e09a:	3001      	adds	r0, #1
 800e09c:	f43f af0d 	beq.w	800deba <_printf_float+0xb6>
 800e0a0:	f04f 0a00 	mov.w	sl, #0
 800e0a4:	f104 0b1a 	add.w	fp, r4, #26
 800e0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0aa:	425b      	negs	r3, r3
 800e0ac:	4553      	cmp	r3, sl
 800e0ae:	dc01      	bgt.n	800e0b4 <_printf_float+0x2b0>
 800e0b0:	464b      	mov	r3, r9
 800e0b2:	e793      	b.n	800dfdc <_printf_float+0x1d8>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	465a      	mov	r2, fp
 800e0b8:	4631      	mov	r1, r6
 800e0ba:	4628      	mov	r0, r5
 800e0bc:	47b8      	blx	r7
 800e0be:	3001      	adds	r0, #1
 800e0c0:	f43f aefb 	beq.w	800deba <_printf_float+0xb6>
 800e0c4:	f10a 0a01 	add.w	sl, sl, #1
 800e0c8:	e7ee      	b.n	800e0a8 <_printf_float+0x2a4>
 800e0ca:	bf00      	nop
 800e0cc:	7fefffff 	.word	0x7fefffff
 800e0d0:	08010a2a 	.word	0x08010a2a
 800e0d4:	08010a2e 	.word	0x08010a2e
 800e0d8:	08010a32 	.word	0x08010a32
 800e0dc:	08010a36 	.word	0x08010a36
 800e0e0:	08010a3a 	.word	0x08010a3a
 800e0e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e0e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e0ea:	4553      	cmp	r3, sl
 800e0ec:	bfa8      	it	ge
 800e0ee:	4653      	movge	r3, sl
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	4699      	mov	r9, r3
 800e0f4:	dc36      	bgt.n	800e164 <_printf_float+0x360>
 800e0f6:	f04f 0b00 	mov.w	fp, #0
 800e0fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e0fe:	f104 021a 	add.w	r2, r4, #26
 800e102:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e104:	9306      	str	r3, [sp, #24]
 800e106:	eba3 0309 	sub.w	r3, r3, r9
 800e10a:	455b      	cmp	r3, fp
 800e10c:	dc31      	bgt.n	800e172 <_printf_float+0x36e>
 800e10e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e110:	459a      	cmp	sl, r3
 800e112:	dc3a      	bgt.n	800e18a <_printf_float+0x386>
 800e114:	6823      	ldr	r3, [r4, #0]
 800e116:	07da      	lsls	r2, r3, #31
 800e118:	d437      	bmi.n	800e18a <_printf_float+0x386>
 800e11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e11c:	ebaa 0903 	sub.w	r9, sl, r3
 800e120:	9b06      	ldr	r3, [sp, #24]
 800e122:	ebaa 0303 	sub.w	r3, sl, r3
 800e126:	4599      	cmp	r9, r3
 800e128:	bfa8      	it	ge
 800e12a:	4699      	movge	r9, r3
 800e12c:	f1b9 0f00 	cmp.w	r9, #0
 800e130:	dc33      	bgt.n	800e19a <_printf_float+0x396>
 800e132:	f04f 0800 	mov.w	r8, #0
 800e136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e13a:	f104 0b1a 	add.w	fp, r4, #26
 800e13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e140:	ebaa 0303 	sub.w	r3, sl, r3
 800e144:	eba3 0309 	sub.w	r3, r3, r9
 800e148:	4543      	cmp	r3, r8
 800e14a:	f77f af79 	ble.w	800e040 <_printf_float+0x23c>
 800e14e:	2301      	movs	r3, #1
 800e150:	465a      	mov	r2, fp
 800e152:	4631      	mov	r1, r6
 800e154:	4628      	mov	r0, r5
 800e156:	47b8      	blx	r7
 800e158:	3001      	adds	r0, #1
 800e15a:	f43f aeae 	beq.w	800deba <_printf_float+0xb6>
 800e15e:	f108 0801 	add.w	r8, r8, #1
 800e162:	e7ec      	b.n	800e13e <_printf_float+0x33a>
 800e164:	4642      	mov	r2, r8
 800e166:	4631      	mov	r1, r6
 800e168:	4628      	mov	r0, r5
 800e16a:	47b8      	blx	r7
 800e16c:	3001      	adds	r0, #1
 800e16e:	d1c2      	bne.n	800e0f6 <_printf_float+0x2f2>
 800e170:	e6a3      	b.n	800deba <_printf_float+0xb6>
 800e172:	2301      	movs	r3, #1
 800e174:	4631      	mov	r1, r6
 800e176:	4628      	mov	r0, r5
 800e178:	9206      	str	r2, [sp, #24]
 800e17a:	47b8      	blx	r7
 800e17c:	3001      	adds	r0, #1
 800e17e:	f43f ae9c 	beq.w	800deba <_printf_float+0xb6>
 800e182:	9a06      	ldr	r2, [sp, #24]
 800e184:	f10b 0b01 	add.w	fp, fp, #1
 800e188:	e7bb      	b.n	800e102 <_printf_float+0x2fe>
 800e18a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e18e:	4631      	mov	r1, r6
 800e190:	4628      	mov	r0, r5
 800e192:	47b8      	blx	r7
 800e194:	3001      	adds	r0, #1
 800e196:	d1c0      	bne.n	800e11a <_printf_float+0x316>
 800e198:	e68f      	b.n	800deba <_printf_float+0xb6>
 800e19a:	9a06      	ldr	r2, [sp, #24]
 800e19c:	464b      	mov	r3, r9
 800e19e:	4442      	add	r2, r8
 800e1a0:	4631      	mov	r1, r6
 800e1a2:	4628      	mov	r0, r5
 800e1a4:	47b8      	blx	r7
 800e1a6:	3001      	adds	r0, #1
 800e1a8:	d1c3      	bne.n	800e132 <_printf_float+0x32e>
 800e1aa:	e686      	b.n	800deba <_printf_float+0xb6>
 800e1ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e1b0:	f1ba 0f01 	cmp.w	sl, #1
 800e1b4:	dc01      	bgt.n	800e1ba <_printf_float+0x3b6>
 800e1b6:	07db      	lsls	r3, r3, #31
 800e1b8:	d536      	bpl.n	800e228 <_printf_float+0x424>
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	4642      	mov	r2, r8
 800e1be:	4631      	mov	r1, r6
 800e1c0:	4628      	mov	r0, r5
 800e1c2:	47b8      	blx	r7
 800e1c4:	3001      	adds	r0, #1
 800e1c6:	f43f ae78 	beq.w	800deba <_printf_float+0xb6>
 800e1ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1ce:	4631      	mov	r1, r6
 800e1d0:	4628      	mov	r0, r5
 800e1d2:	47b8      	blx	r7
 800e1d4:	3001      	adds	r0, #1
 800e1d6:	f43f ae70 	beq.w	800deba <_printf_float+0xb6>
 800e1da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e1de:	2200      	movs	r2, #0
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e1e6:	f7f2 fc8f 	bl	8000b08 <__aeabi_dcmpeq>
 800e1ea:	b9c0      	cbnz	r0, 800e21e <_printf_float+0x41a>
 800e1ec:	4653      	mov	r3, sl
 800e1ee:	f108 0201 	add.w	r2, r8, #1
 800e1f2:	4631      	mov	r1, r6
 800e1f4:	4628      	mov	r0, r5
 800e1f6:	47b8      	blx	r7
 800e1f8:	3001      	adds	r0, #1
 800e1fa:	d10c      	bne.n	800e216 <_printf_float+0x412>
 800e1fc:	e65d      	b.n	800deba <_printf_float+0xb6>
 800e1fe:	2301      	movs	r3, #1
 800e200:	465a      	mov	r2, fp
 800e202:	4631      	mov	r1, r6
 800e204:	4628      	mov	r0, r5
 800e206:	47b8      	blx	r7
 800e208:	3001      	adds	r0, #1
 800e20a:	f43f ae56 	beq.w	800deba <_printf_float+0xb6>
 800e20e:	f108 0801 	add.w	r8, r8, #1
 800e212:	45d0      	cmp	r8, sl
 800e214:	dbf3      	blt.n	800e1fe <_printf_float+0x3fa>
 800e216:	464b      	mov	r3, r9
 800e218:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e21c:	e6df      	b.n	800dfde <_printf_float+0x1da>
 800e21e:	f04f 0800 	mov.w	r8, #0
 800e222:	f104 0b1a 	add.w	fp, r4, #26
 800e226:	e7f4      	b.n	800e212 <_printf_float+0x40e>
 800e228:	2301      	movs	r3, #1
 800e22a:	4642      	mov	r2, r8
 800e22c:	e7e1      	b.n	800e1f2 <_printf_float+0x3ee>
 800e22e:	2301      	movs	r3, #1
 800e230:	464a      	mov	r2, r9
 800e232:	4631      	mov	r1, r6
 800e234:	4628      	mov	r0, r5
 800e236:	47b8      	blx	r7
 800e238:	3001      	adds	r0, #1
 800e23a:	f43f ae3e 	beq.w	800deba <_printf_float+0xb6>
 800e23e:	f108 0801 	add.w	r8, r8, #1
 800e242:	68e3      	ldr	r3, [r4, #12]
 800e244:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e246:	1a5b      	subs	r3, r3, r1
 800e248:	4543      	cmp	r3, r8
 800e24a:	dcf0      	bgt.n	800e22e <_printf_float+0x42a>
 800e24c:	e6fc      	b.n	800e048 <_printf_float+0x244>
 800e24e:	f04f 0800 	mov.w	r8, #0
 800e252:	f104 0919 	add.w	r9, r4, #25
 800e256:	e7f4      	b.n	800e242 <_printf_float+0x43e>

0800e258 <_printf_common>:
 800e258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e25c:	4616      	mov	r6, r2
 800e25e:	4698      	mov	r8, r3
 800e260:	688a      	ldr	r2, [r1, #8]
 800e262:	690b      	ldr	r3, [r1, #16]
 800e264:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e268:	4293      	cmp	r3, r2
 800e26a:	bfb8      	it	lt
 800e26c:	4613      	movlt	r3, r2
 800e26e:	6033      	str	r3, [r6, #0]
 800e270:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e274:	4607      	mov	r7, r0
 800e276:	460c      	mov	r4, r1
 800e278:	b10a      	cbz	r2, 800e27e <_printf_common+0x26>
 800e27a:	3301      	adds	r3, #1
 800e27c:	6033      	str	r3, [r6, #0]
 800e27e:	6823      	ldr	r3, [r4, #0]
 800e280:	0699      	lsls	r1, r3, #26
 800e282:	bf42      	ittt	mi
 800e284:	6833      	ldrmi	r3, [r6, #0]
 800e286:	3302      	addmi	r3, #2
 800e288:	6033      	strmi	r3, [r6, #0]
 800e28a:	6825      	ldr	r5, [r4, #0]
 800e28c:	f015 0506 	ands.w	r5, r5, #6
 800e290:	d106      	bne.n	800e2a0 <_printf_common+0x48>
 800e292:	f104 0a19 	add.w	sl, r4, #25
 800e296:	68e3      	ldr	r3, [r4, #12]
 800e298:	6832      	ldr	r2, [r6, #0]
 800e29a:	1a9b      	subs	r3, r3, r2
 800e29c:	42ab      	cmp	r3, r5
 800e29e:	dc26      	bgt.n	800e2ee <_printf_common+0x96>
 800e2a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e2a4:	6822      	ldr	r2, [r4, #0]
 800e2a6:	3b00      	subs	r3, #0
 800e2a8:	bf18      	it	ne
 800e2aa:	2301      	movne	r3, #1
 800e2ac:	0692      	lsls	r2, r2, #26
 800e2ae:	d42b      	bmi.n	800e308 <_printf_common+0xb0>
 800e2b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e2b4:	4641      	mov	r1, r8
 800e2b6:	4638      	mov	r0, r7
 800e2b8:	47c8      	blx	r9
 800e2ba:	3001      	adds	r0, #1
 800e2bc:	d01e      	beq.n	800e2fc <_printf_common+0xa4>
 800e2be:	6823      	ldr	r3, [r4, #0]
 800e2c0:	6922      	ldr	r2, [r4, #16]
 800e2c2:	f003 0306 	and.w	r3, r3, #6
 800e2c6:	2b04      	cmp	r3, #4
 800e2c8:	bf02      	ittt	eq
 800e2ca:	68e5      	ldreq	r5, [r4, #12]
 800e2cc:	6833      	ldreq	r3, [r6, #0]
 800e2ce:	1aed      	subeq	r5, r5, r3
 800e2d0:	68a3      	ldr	r3, [r4, #8]
 800e2d2:	bf0c      	ite	eq
 800e2d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e2d8:	2500      	movne	r5, #0
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	bfc4      	itt	gt
 800e2de:	1a9b      	subgt	r3, r3, r2
 800e2e0:	18ed      	addgt	r5, r5, r3
 800e2e2:	2600      	movs	r6, #0
 800e2e4:	341a      	adds	r4, #26
 800e2e6:	42b5      	cmp	r5, r6
 800e2e8:	d11a      	bne.n	800e320 <_printf_common+0xc8>
 800e2ea:	2000      	movs	r0, #0
 800e2ec:	e008      	b.n	800e300 <_printf_common+0xa8>
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	4652      	mov	r2, sl
 800e2f2:	4641      	mov	r1, r8
 800e2f4:	4638      	mov	r0, r7
 800e2f6:	47c8      	blx	r9
 800e2f8:	3001      	adds	r0, #1
 800e2fa:	d103      	bne.n	800e304 <_printf_common+0xac>
 800e2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800e300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e304:	3501      	adds	r5, #1
 800e306:	e7c6      	b.n	800e296 <_printf_common+0x3e>
 800e308:	18e1      	adds	r1, r4, r3
 800e30a:	1c5a      	adds	r2, r3, #1
 800e30c:	2030      	movs	r0, #48	@ 0x30
 800e30e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e312:	4422      	add	r2, r4
 800e314:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e31c:	3302      	adds	r3, #2
 800e31e:	e7c7      	b.n	800e2b0 <_printf_common+0x58>
 800e320:	2301      	movs	r3, #1
 800e322:	4622      	mov	r2, r4
 800e324:	4641      	mov	r1, r8
 800e326:	4638      	mov	r0, r7
 800e328:	47c8      	blx	r9
 800e32a:	3001      	adds	r0, #1
 800e32c:	d0e6      	beq.n	800e2fc <_printf_common+0xa4>
 800e32e:	3601      	adds	r6, #1
 800e330:	e7d9      	b.n	800e2e6 <_printf_common+0x8e>
	...

0800e334 <_printf_i>:
 800e334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e338:	7e0f      	ldrb	r7, [r1, #24]
 800e33a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e33c:	2f78      	cmp	r7, #120	@ 0x78
 800e33e:	4691      	mov	r9, r2
 800e340:	4680      	mov	r8, r0
 800e342:	460c      	mov	r4, r1
 800e344:	469a      	mov	sl, r3
 800e346:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e34a:	d807      	bhi.n	800e35c <_printf_i+0x28>
 800e34c:	2f62      	cmp	r7, #98	@ 0x62
 800e34e:	d80a      	bhi.n	800e366 <_printf_i+0x32>
 800e350:	2f00      	cmp	r7, #0
 800e352:	f000 80d2 	beq.w	800e4fa <_printf_i+0x1c6>
 800e356:	2f58      	cmp	r7, #88	@ 0x58
 800e358:	f000 80b9 	beq.w	800e4ce <_printf_i+0x19a>
 800e35c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e360:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e364:	e03a      	b.n	800e3dc <_printf_i+0xa8>
 800e366:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e36a:	2b15      	cmp	r3, #21
 800e36c:	d8f6      	bhi.n	800e35c <_printf_i+0x28>
 800e36e:	a101      	add	r1, pc, #4	@ (adr r1, 800e374 <_printf_i+0x40>)
 800e370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e374:	0800e3cd 	.word	0x0800e3cd
 800e378:	0800e3e1 	.word	0x0800e3e1
 800e37c:	0800e35d 	.word	0x0800e35d
 800e380:	0800e35d 	.word	0x0800e35d
 800e384:	0800e35d 	.word	0x0800e35d
 800e388:	0800e35d 	.word	0x0800e35d
 800e38c:	0800e3e1 	.word	0x0800e3e1
 800e390:	0800e35d 	.word	0x0800e35d
 800e394:	0800e35d 	.word	0x0800e35d
 800e398:	0800e35d 	.word	0x0800e35d
 800e39c:	0800e35d 	.word	0x0800e35d
 800e3a0:	0800e4e1 	.word	0x0800e4e1
 800e3a4:	0800e40b 	.word	0x0800e40b
 800e3a8:	0800e49b 	.word	0x0800e49b
 800e3ac:	0800e35d 	.word	0x0800e35d
 800e3b0:	0800e35d 	.word	0x0800e35d
 800e3b4:	0800e503 	.word	0x0800e503
 800e3b8:	0800e35d 	.word	0x0800e35d
 800e3bc:	0800e40b 	.word	0x0800e40b
 800e3c0:	0800e35d 	.word	0x0800e35d
 800e3c4:	0800e35d 	.word	0x0800e35d
 800e3c8:	0800e4a3 	.word	0x0800e4a3
 800e3cc:	6833      	ldr	r3, [r6, #0]
 800e3ce:	1d1a      	adds	r2, r3, #4
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	6032      	str	r2, [r6, #0]
 800e3d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e3d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e3dc:	2301      	movs	r3, #1
 800e3de:	e09d      	b.n	800e51c <_printf_i+0x1e8>
 800e3e0:	6833      	ldr	r3, [r6, #0]
 800e3e2:	6820      	ldr	r0, [r4, #0]
 800e3e4:	1d19      	adds	r1, r3, #4
 800e3e6:	6031      	str	r1, [r6, #0]
 800e3e8:	0606      	lsls	r6, r0, #24
 800e3ea:	d501      	bpl.n	800e3f0 <_printf_i+0xbc>
 800e3ec:	681d      	ldr	r5, [r3, #0]
 800e3ee:	e003      	b.n	800e3f8 <_printf_i+0xc4>
 800e3f0:	0645      	lsls	r5, r0, #25
 800e3f2:	d5fb      	bpl.n	800e3ec <_printf_i+0xb8>
 800e3f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e3f8:	2d00      	cmp	r5, #0
 800e3fa:	da03      	bge.n	800e404 <_printf_i+0xd0>
 800e3fc:	232d      	movs	r3, #45	@ 0x2d
 800e3fe:	426d      	negs	r5, r5
 800e400:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e404:	4859      	ldr	r0, [pc, #356]	@ (800e56c <_printf_i+0x238>)
 800e406:	230a      	movs	r3, #10
 800e408:	e011      	b.n	800e42e <_printf_i+0xfa>
 800e40a:	6821      	ldr	r1, [r4, #0]
 800e40c:	6833      	ldr	r3, [r6, #0]
 800e40e:	0608      	lsls	r0, r1, #24
 800e410:	f853 5b04 	ldr.w	r5, [r3], #4
 800e414:	d402      	bmi.n	800e41c <_printf_i+0xe8>
 800e416:	0649      	lsls	r1, r1, #25
 800e418:	bf48      	it	mi
 800e41a:	b2ad      	uxthmi	r5, r5
 800e41c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e41e:	4853      	ldr	r0, [pc, #332]	@ (800e56c <_printf_i+0x238>)
 800e420:	6033      	str	r3, [r6, #0]
 800e422:	bf14      	ite	ne
 800e424:	230a      	movne	r3, #10
 800e426:	2308      	moveq	r3, #8
 800e428:	2100      	movs	r1, #0
 800e42a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e42e:	6866      	ldr	r6, [r4, #4]
 800e430:	60a6      	str	r6, [r4, #8]
 800e432:	2e00      	cmp	r6, #0
 800e434:	bfa2      	ittt	ge
 800e436:	6821      	ldrge	r1, [r4, #0]
 800e438:	f021 0104 	bicge.w	r1, r1, #4
 800e43c:	6021      	strge	r1, [r4, #0]
 800e43e:	b90d      	cbnz	r5, 800e444 <_printf_i+0x110>
 800e440:	2e00      	cmp	r6, #0
 800e442:	d04b      	beq.n	800e4dc <_printf_i+0x1a8>
 800e444:	4616      	mov	r6, r2
 800e446:	fbb5 f1f3 	udiv	r1, r5, r3
 800e44a:	fb03 5711 	mls	r7, r3, r1, r5
 800e44e:	5dc7      	ldrb	r7, [r0, r7]
 800e450:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e454:	462f      	mov	r7, r5
 800e456:	42bb      	cmp	r3, r7
 800e458:	460d      	mov	r5, r1
 800e45a:	d9f4      	bls.n	800e446 <_printf_i+0x112>
 800e45c:	2b08      	cmp	r3, #8
 800e45e:	d10b      	bne.n	800e478 <_printf_i+0x144>
 800e460:	6823      	ldr	r3, [r4, #0]
 800e462:	07df      	lsls	r7, r3, #31
 800e464:	d508      	bpl.n	800e478 <_printf_i+0x144>
 800e466:	6923      	ldr	r3, [r4, #16]
 800e468:	6861      	ldr	r1, [r4, #4]
 800e46a:	4299      	cmp	r1, r3
 800e46c:	bfde      	ittt	le
 800e46e:	2330      	movle	r3, #48	@ 0x30
 800e470:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e474:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e478:	1b92      	subs	r2, r2, r6
 800e47a:	6122      	str	r2, [r4, #16]
 800e47c:	f8cd a000 	str.w	sl, [sp]
 800e480:	464b      	mov	r3, r9
 800e482:	aa03      	add	r2, sp, #12
 800e484:	4621      	mov	r1, r4
 800e486:	4640      	mov	r0, r8
 800e488:	f7ff fee6 	bl	800e258 <_printf_common>
 800e48c:	3001      	adds	r0, #1
 800e48e:	d14a      	bne.n	800e526 <_printf_i+0x1f2>
 800e490:	f04f 30ff 	mov.w	r0, #4294967295
 800e494:	b004      	add	sp, #16
 800e496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e49a:	6823      	ldr	r3, [r4, #0]
 800e49c:	f043 0320 	orr.w	r3, r3, #32
 800e4a0:	6023      	str	r3, [r4, #0]
 800e4a2:	4833      	ldr	r0, [pc, #204]	@ (800e570 <_printf_i+0x23c>)
 800e4a4:	2778      	movs	r7, #120	@ 0x78
 800e4a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e4aa:	6823      	ldr	r3, [r4, #0]
 800e4ac:	6831      	ldr	r1, [r6, #0]
 800e4ae:	061f      	lsls	r7, r3, #24
 800e4b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800e4b4:	d402      	bmi.n	800e4bc <_printf_i+0x188>
 800e4b6:	065f      	lsls	r7, r3, #25
 800e4b8:	bf48      	it	mi
 800e4ba:	b2ad      	uxthmi	r5, r5
 800e4bc:	6031      	str	r1, [r6, #0]
 800e4be:	07d9      	lsls	r1, r3, #31
 800e4c0:	bf44      	itt	mi
 800e4c2:	f043 0320 	orrmi.w	r3, r3, #32
 800e4c6:	6023      	strmi	r3, [r4, #0]
 800e4c8:	b11d      	cbz	r5, 800e4d2 <_printf_i+0x19e>
 800e4ca:	2310      	movs	r3, #16
 800e4cc:	e7ac      	b.n	800e428 <_printf_i+0xf4>
 800e4ce:	4827      	ldr	r0, [pc, #156]	@ (800e56c <_printf_i+0x238>)
 800e4d0:	e7e9      	b.n	800e4a6 <_printf_i+0x172>
 800e4d2:	6823      	ldr	r3, [r4, #0]
 800e4d4:	f023 0320 	bic.w	r3, r3, #32
 800e4d8:	6023      	str	r3, [r4, #0]
 800e4da:	e7f6      	b.n	800e4ca <_printf_i+0x196>
 800e4dc:	4616      	mov	r6, r2
 800e4de:	e7bd      	b.n	800e45c <_printf_i+0x128>
 800e4e0:	6833      	ldr	r3, [r6, #0]
 800e4e2:	6825      	ldr	r5, [r4, #0]
 800e4e4:	6961      	ldr	r1, [r4, #20]
 800e4e6:	1d18      	adds	r0, r3, #4
 800e4e8:	6030      	str	r0, [r6, #0]
 800e4ea:	062e      	lsls	r6, r5, #24
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	d501      	bpl.n	800e4f4 <_printf_i+0x1c0>
 800e4f0:	6019      	str	r1, [r3, #0]
 800e4f2:	e002      	b.n	800e4fa <_printf_i+0x1c6>
 800e4f4:	0668      	lsls	r0, r5, #25
 800e4f6:	d5fb      	bpl.n	800e4f0 <_printf_i+0x1bc>
 800e4f8:	8019      	strh	r1, [r3, #0]
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	6123      	str	r3, [r4, #16]
 800e4fe:	4616      	mov	r6, r2
 800e500:	e7bc      	b.n	800e47c <_printf_i+0x148>
 800e502:	6833      	ldr	r3, [r6, #0]
 800e504:	1d1a      	adds	r2, r3, #4
 800e506:	6032      	str	r2, [r6, #0]
 800e508:	681e      	ldr	r6, [r3, #0]
 800e50a:	6862      	ldr	r2, [r4, #4]
 800e50c:	2100      	movs	r1, #0
 800e50e:	4630      	mov	r0, r6
 800e510:	f7f1 fe7e 	bl	8000210 <memchr>
 800e514:	b108      	cbz	r0, 800e51a <_printf_i+0x1e6>
 800e516:	1b80      	subs	r0, r0, r6
 800e518:	6060      	str	r0, [r4, #4]
 800e51a:	6863      	ldr	r3, [r4, #4]
 800e51c:	6123      	str	r3, [r4, #16]
 800e51e:	2300      	movs	r3, #0
 800e520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e524:	e7aa      	b.n	800e47c <_printf_i+0x148>
 800e526:	6923      	ldr	r3, [r4, #16]
 800e528:	4632      	mov	r2, r6
 800e52a:	4649      	mov	r1, r9
 800e52c:	4640      	mov	r0, r8
 800e52e:	47d0      	blx	sl
 800e530:	3001      	adds	r0, #1
 800e532:	d0ad      	beq.n	800e490 <_printf_i+0x15c>
 800e534:	6823      	ldr	r3, [r4, #0]
 800e536:	079b      	lsls	r3, r3, #30
 800e538:	d413      	bmi.n	800e562 <_printf_i+0x22e>
 800e53a:	68e0      	ldr	r0, [r4, #12]
 800e53c:	9b03      	ldr	r3, [sp, #12]
 800e53e:	4298      	cmp	r0, r3
 800e540:	bfb8      	it	lt
 800e542:	4618      	movlt	r0, r3
 800e544:	e7a6      	b.n	800e494 <_printf_i+0x160>
 800e546:	2301      	movs	r3, #1
 800e548:	4632      	mov	r2, r6
 800e54a:	4649      	mov	r1, r9
 800e54c:	4640      	mov	r0, r8
 800e54e:	47d0      	blx	sl
 800e550:	3001      	adds	r0, #1
 800e552:	d09d      	beq.n	800e490 <_printf_i+0x15c>
 800e554:	3501      	adds	r5, #1
 800e556:	68e3      	ldr	r3, [r4, #12]
 800e558:	9903      	ldr	r1, [sp, #12]
 800e55a:	1a5b      	subs	r3, r3, r1
 800e55c:	42ab      	cmp	r3, r5
 800e55e:	dcf2      	bgt.n	800e546 <_printf_i+0x212>
 800e560:	e7eb      	b.n	800e53a <_printf_i+0x206>
 800e562:	2500      	movs	r5, #0
 800e564:	f104 0619 	add.w	r6, r4, #25
 800e568:	e7f5      	b.n	800e556 <_printf_i+0x222>
 800e56a:	bf00      	nop
 800e56c:	08010a3c 	.word	0x08010a3c
 800e570:	08010a4d 	.word	0x08010a4d

0800e574 <std>:
 800e574:	2300      	movs	r3, #0
 800e576:	b510      	push	{r4, lr}
 800e578:	4604      	mov	r4, r0
 800e57a:	e9c0 3300 	strd	r3, r3, [r0]
 800e57e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e582:	6083      	str	r3, [r0, #8]
 800e584:	8181      	strh	r1, [r0, #12]
 800e586:	6643      	str	r3, [r0, #100]	@ 0x64
 800e588:	81c2      	strh	r2, [r0, #14]
 800e58a:	6183      	str	r3, [r0, #24]
 800e58c:	4619      	mov	r1, r3
 800e58e:	2208      	movs	r2, #8
 800e590:	305c      	adds	r0, #92	@ 0x5c
 800e592:	f000 f9f9 	bl	800e988 <memset>
 800e596:	4b0d      	ldr	r3, [pc, #52]	@ (800e5cc <std+0x58>)
 800e598:	6263      	str	r3, [r4, #36]	@ 0x24
 800e59a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d0 <std+0x5c>)
 800e59c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e59e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d4 <std+0x60>)
 800e5a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d8 <std+0x64>)
 800e5a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800e5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5dc <std+0x68>)
 800e5a8:	6224      	str	r4, [r4, #32]
 800e5aa:	429c      	cmp	r4, r3
 800e5ac:	d006      	beq.n	800e5bc <std+0x48>
 800e5ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e5b2:	4294      	cmp	r4, r2
 800e5b4:	d002      	beq.n	800e5bc <std+0x48>
 800e5b6:	33d0      	adds	r3, #208	@ 0xd0
 800e5b8:	429c      	cmp	r4, r3
 800e5ba:	d105      	bne.n	800e5c8 <std+0x54>
 800e5bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e5c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5c4:	f000 ba5c 	b.w	800ea80 <__retarget_lock_init_recursive>
 800e5c8:	bd10      	pop	{r4, pc}
 800e5ca:	bf00      	nop
 800e5cc:	0800e7d9 	.word	0x0800e7d9
 800e5d0:	0800e7fb 	.word	0x0800e7fb
 800e5d4:	0800e833 	.word	0x0800e833
 800e5d8:	0800e857 	.word	0x0800e857
 800e5dc:	20005628 	.word	0x20005628

0800e5e0 <stdio_exit_handler>:
 800e5e0:	4a02      	ldr	r2, [pc, #8]	@ (800e5ec <stdio_exit_handler+0xc>)
 800e5e2:	4903      	ldr	r1, [pc, #12]	@ (800e5f0 <stdio_exit_handler+0x10>)
 800e5e4:	4803      	ldr	r0, [pc, #12]	@ (800e5f4 <stdio_exit_handler+0x14>)
 800e5e6:	f000 b869 	b.w	800e6bc <_fwalk_sglue>
 800e5ea:	bf00      	nop
 800e5ec:	2000004c 	.word	0x2000004c
 800e5f0:	080103b1 	.word	0x080103b1
 800e5f4:	2000005c 	.word	0x2000005c

0800e5f8 <cleanup_stdio>:
 800e5f8:	6841      	ldr	r1, [r0, #4]
 800e5fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e62c <cleanup_stdio+0x34>)
 800e5fc:	4299      	cmp	r1, r3
 800e5fe:	b510      	push	{r4, lr}
 800e600:	4604      	mov	r4, r0
 800e602:	d001      	beq.n	800e608 <cleanup_stdio+0x10>
 800e604:	f001 fed4 	bl	80103b0 <_fflush_r>
 800e608:	68a1      	ldr	r1, [r4, #8]
 800e60a:	4b09      	ldr	r3, [pc, #36]	@ (800e630 <cleanup_stdio+0x38>)
 800e60c:	4299      	cmp	r1, r3
 800e60e:	d002      	beq.n	800e616 <cleanup_stdio+0x1e>
 800e610:	4620      	mov	r0, r4
 800e612:	f001 fecd 	bl	80103b0 <_fflush_r>
 800e616:	68e1      	ldr	r1, [r4, #12]
 800e618:	4b06      	ldr	r3, [pc, #24]	@ (800e634 <cleanup_stdio+0x3c>)
 800e61a:	4299      	cmp	r1, r3
 800e61c:	d004      	beq.n	800e628 <cleanup_stdio+0x30>
 800e61e:	4620      	mov	r0, r4
 800e620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e624:	f001 bec4 	b.w	80103b0 <_fflush_r>
 800e628:	bd10      	pop	{r4, pc}
 800e62a:	bf00      	nop
 800e62c:	20005628 	.word	0x20005628
 800e630:	20005690 	.word	0x20005690
 800e634:	200056f8 	.word	0x200056f8

0800e638 <global_stdio_init.part.0>:
 800e638:	b510      	push	{r4, lr}
 800e63a:	4b0b      	ldr	r3, [pc, #44]	@ (800e668 <global_stdio_init.part.0+0x30>)
 800e63c:	4c0b      	ldr	r4, [pc, #44]	@ (800e66c <global_stdio_init.part.0+0x34>)
 800e63e:	4a0c      	ldr	r2, [pc, #48]	@ (800e670 <global_stdio_init.part.0+0x38>)
 800e640:	601a      	str	r2, [r3, #0]
 800e642:	4620      	mov	r0, r4
 800e644:	2200      	movs	r2, #0
 800e646:	2104      	movs	r1, #4
 800e648:	f7ff ff94 	bl	800e574 <std>
 800e64c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e650:	2201      	movs	r2, #1
 800e652:	2109      	movs	r1, #9
 800e654:	f7ff ff8e 	bl	800e574 <std>
 800e658:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e65c:	2202      	movs	r2, #2
 800e65e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e662:	2112      	movs	r1, #18
 800e664:	f7ff bf86 	b.w	800e574 <std>
 800e668:	20005760 	.word	0x20005760
 800e66c:	20005628 	.word	0x20005628
 800e670:	0800e5e1 	.word	0x0800e5e1

0800e674 <__sfp_lock_acquire>:
 800e674:	4801      	ldr	r0, [pc, #4]	@ (800e67c <__sfp_lock_acquire+0x8>)
 800e676:	f000 ba04 	b.w	800ea82 <__retarget_lock_acquire_recursive>
 800e67a:	bf00      	nop
 800e67c:	20005769 	.word	0x20005769

0800e680 <__sfp_lock_release>:
 800e680:	4801      	ldr	r0, [pc, #4]	@ (800e688 <__sfp_lock_release+0x8>)
 800e682:	f000 b9ff 	b.w	800ea84 <__retarget_lock_release_recursive>
 800e686:	bf00      	nop
 800e688:	20005769 	.word	0x20005769

0800e68c <__sinit>:
 800e68c:	b510      	push	{r4, lr}
 800e68e:	4604      	mov	r4, r0
 800e690:	f7ff fff0 	bl	800e674 <__sfp_lock_acquire>
 800e694:	6a23      	ldr	r3, [r4, #32]
 800e696:	b11b      	cbz	r3, 800e6a0 <__sinit+0x14>
 800e698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e69c:	f7ff bff0 	b.w	800e680 <__sfp_lock_release>
 800e6a0:	4b04      	ldr	r3, [pc, #16]	@ (800e6b4 <__sinit+0x28>)
 800e6a2:	6223      	str	r3, [r4, #32]
 800e6a4:	4b04      	ldr	r3, [pc, #16]	@ (800e6b8 <__sinit+0x2c>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d1f5      	bne.n	800e698 <__sinit+0xc>
 800e6ac:	f7ff ffc4 	bl	800e638 <global_stdio_init.part.0>
 800e6b0:	e7f2      	b.n	800e698 <__sinit+0xc>
 800e6b2:	bf00      	nop
 800e6b4:	0800e5f9 	.word	0x0800e5f9
 800e6b8:	20005760 	.word	0x20005760

0800e6bc <_fwalk_sglue>:
 800e6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6c0:	4607      	mov	r7, r0
 800e6c2:	4688      	mov	r8, r1
 800e6c4:	4614      	mov	r4, r2
 800e6c6:	2600      	movs	r6, #0
 800e6c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e6cc:	f1b9 0901 	subs.w	r9, r9, #1
 800e6d0:	d505      	bpl.n	800e6de <_fwalk_sglue+0x22>
 800e6d2:	6824      	ldr	r4, [r4, #0]
 800e6d4:	2c00      	cmp	r4, #0
 800e6d6:	d1f7      	bne.n	800e6c8 <_fwalk_sglue+0xc>
 800e6d8:	4630      	mov	r0, r6
 800e6da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6de:	89ab      	ldrh	r3, [r5, #12]
 800e6e0:	2b01      	cmp	r3, #1
 800e6e2:	d907      	bls.n	800e6f4 <_fwalk_sglue+0x38>
 800e6e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e6e8:	3301      	adds	r3, #1
 800e6ea:	d003      	beq.n	800e6f4 <_fwalk_sglue+0x38>
 800e6ec:	4629      	mov	r1, r5
 800e6ee:	4638      	mov	r0, r7
 800e6f0:	47c0      	blx	r8
 800e6f2:	4306      	orrs	r6, r0
 800e6f4:	3568      	adds	r5, #104	@ 0x68
 800e6f6:	e7e9      	b.n	800e6cc <_fwalk_sglue+0x10>

0800e6f8 <iprintf>:
 800e6f8:	b40f      	push	{r0, r1, r2, r3}
 800e6fa:	b507      	push	{r0, r1, r2, lr}
 800e6fc:	4906      	ldr	r1, [pc, #24]	@ (800e718 <iprintf+0x20>)
 800e6fe:	ab04      	add	r3, sp, #16
 800e700:	6808      	ldr	r0, [r1, #0]
 800e702:	f853 2b04 	ldr.w	r2, [r3], #4
 800e706:	6881      	ldr	r1, [r0, #8]
 800e708:	9301      	str	r3, [sp, #4]
 800e70a:	f001 fcb5 	bl	8010078 <_vfiprintf_r>
 800e70e:	b003      	add	sp, #12
 800e710:	f85d eb04 	ldr.w	lr, [sp], #4
 800e714:	b004      	add	sp, #16
 800e716:	4770      	bx	lr
 800e718:	20000058 	.word	0x20000058

0800e71c <_puts_r>:
 800e71c:	6a03      	ldr	r3, [r0, #32]
 800e71e:	b570      	push	{r4, r5, r6, lr}
 800e720:	6884      	ldr	r4, [r0, #8]
 800e722:	4605      	mov	r5, r0
 800e724:	460e      	mov	r6, r1
 800e726:	b90b      	cbnz	r3, 800e72c <_puts_r+0x10>
 800e728:	f7ff ffb0 	bl	800e68c <__sinit>
 800e72c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e72e:	07db      	lsls	r3, r3, #31
 800e730:	d405      	bmi.n	800e73e <_puts_r+0x22>
 800e732:	89a3      	ldrh	r3, [r4, #12]
 800e734:	0598      	lsls	r0, r3, #22
 800e736:	d402      	bmi.n	800e73e <_puts_r+0x22>
 800e738:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e73a:	f000 f9a2 	bl	800ea82 <__retarget_lock_acquire_recursive>
 800e73e:	89a3      	ldrh	r3, [r4, #12]
 800e740:	0719      	lsls	r1, r3, #28
 800e742:	d502      	bpl.n	800e74a <_puts_r+0x2e>
 800e744:	6923      	ldr	r3, [r4, #16]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d135      	bne.n	800e7b6 <_puts_r+0x9a>
 800e74a:	4621      	mov	r1, r4
 800e74c:	4628      	mov	r0, r5
 800e74e:	f000 f8c5 	bl	800e8dc <__swsetup_r>
 800e752:	b380      	cbz	r0, 800e7b6 <_puts_r+0x9a>
 800e754:	f04f 35ff 	mov.w	r5, #4294967295
 800e758:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e75a:	07da      	lsls	r2, r3, #31
 800e75c:	d405      	bmi.n	800e76a <_puts_r+0x4e>
 800e75e:	89a3      	ldrh	r3, [r4, #12]
 800e760:	059b      	lsls	r3, r3, #22
 800e762:	d402      	bmi.n	800e76a <_puts_r+0x4e>
 800e764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e766:	f000 f98d 	bl	800ea84 <__retarget_lock_release_recursive>
 800e76a:	4628      	mov	r0, r5
 800e76c:	bd70      	pop	{r4, r5, r6, pc}
 800e76e:	2b00      	cmp	r3, #0
 800e770:	da04      	bge.n	800e77c <_puts_r+0x60>
 800e772:	69a2      	ldr	r2, [r4, #24]
 800e774:	429a      	cmp	r2, r3
 800e776:	dc17      	bgt.n	800e7a8 <_puts_r+0x8c>
 800e778:	290a      	cmp	r1, #10
 800e77a:	d015      	beq.n	800e7a8 <_puts_r+0x8c>
 800e77c:	6823      	ldr	r3, [r4, #0]
 800e77e:	1c5a      	adds	r2, r3, #1
 800e780:	6022      	str	r2, [r4, #0]
 800e782:	7019      	strb	r1, [r3, #0]
 800e784:	68a3      	ldr	r3, [r4, #8]
 800e786:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e78a:	3b01      	subs	r3, #1
 800e78c:	60a3      	str	r3, [r4, #8]
 800e78e:	2900      	cmp	r1, #0
 800e790:	d1ed      	bne.n	800e76e <_puts_r+0x52>
 800e792:	2b00      	cmp	r3, #0
 800e794:	da11      	bge.n	800e7ba <_puts_r+0x9e>
 800e796:	4622      	mov	r2, r4
 800e798:	210a      	movs	r1, #10
 800e79a:	4628      	mov	r0, r5
 800e79c:	f000 f85f 	bl	800e85e <__swbuf_r>
 800e7a0:	3001      	adds	r0, #1
 800e7a2:	d0d7      	beq.n	800e754 <_puts_r+0x38>
 800e7a4:	250a      	movs	r5, #10
 800e7a6:	e7d7      	b.n	800e758 <_puts_r+0x3c>
 800e7a8:	4622      	mov	r2, r4
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	f000 f857 	bl	800e85e <__swbuf_r>
 800e7b0:	3001      	adds	r0, #1
 800e7b2:	d1e7      	bne.n	800e784 <_puts_r+0x68>
 800e7b4:	e7ce      	b.n	800e754 <_puts_r+0x38>
 800e7b6:	3e01      	subs	r6, #1
 800e7b8:	e7e4      	b.n	800e784 <_puts_r+0x68>
 800e7ba:	6823      	ldr	r3, [r4, #0]
 800e7bc:	1c5a      	adds	r2, r3, #1
 800e7be:	6022      	str	r2, [r4, #0]
 800e7c0:	220a      	movs	r2, #10
 800e7c2:	701a      	strb	r2, [r3, #0]
 800e7c4:	e7ee      	b.n	800e7a4 <_puts_r+0x88>
	...

0800e7c8 <puts>:
 800e7c8:	4b02      	ldr	r3, [pc, #8]	@ (800e7d4 <puts+0xc>)
 800e7ca:	4601      	mov	r1, r0
 800e7cc:	6818      	ldr	r0, [r3, #0]
 800e7ce:	f7ff bfa5 	b.w	800e71c <_puts_r>
 800e7d2:	bf00      	nop
 800e7d4:	20000058 	.word	0x20000058

0800e7d8 <__sread>:
 800e7d8:	b510      	push	{r4, lr}
 800e7da:	460c      	mov	r4, r1
 800e7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7e0:	f000 f900 	bl	800e9e4 <_read_r>
 800e7e4:	2800      	cmp	r0, #0
 800e7e6:	bfab      	itete	ge
 800e7e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e7ea:	89a3      	ldrhlt	r3, [r4, #12]
 800e7ec:	181b      	addge	r3, r3, r0
 800e7ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e7f2:	bfac      	ite	ge
 800e7f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e7f6:	81a3      	strhlt	r3, [r4, #12]
 800e7f8:	bd10      	pop	{r4, pc}

0800e7fa <__swrite>:
 800e7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7fe:	461f      	mov	r7, r3
 800e800:	898b      	ldrh	r3, [r1, #12]
 800e802:	05db      	lsls	r3, r3, #23
 800e804:	4605      	mov	r5, r0
 800e806:	460c      	mov	r4, r1
 800e808:	4616      	mov	r6, r2
 800e80a:	d505      	bpl.n	800e818 <__swrite+0x1e>
 800e80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e810:	2302      	movs	r3, #2
 800e812:	2200      	movs	r2, #0
 800e814:	f000 f8d4 	bl	800e9c0 <_lseek_r>
 800e818:	89a3      	ldrh	r3, [r4, #12]
 800e81a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e81e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e822:	81a3      	strh	r3, [r4, #12]
 800e824:	4632      	mov	r2, r6
 800e826:	463b      	mov	r3, r7
 800e828:	4628      	mov	r0, r5
 800e82a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e82e:	f000 b8eb 	b.w	800ea08 <_write_r>

0800e832 <__sseek>:
 800e832:	b510      	push	{r4, lr}
 800e834:	460c      	mov	r4, r1
 800e836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e83a:	f000 f8c1 	bl	800e9c0 <_lseek_r>
 800e83e:	1c43      	adds	r3, r0, #1
 800e840:	89a3      	ldrh	r3, [r4, #12]
 800e842:	bf15      	itete	ne
 800e844:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e846:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e84a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e84e:	81a3      	strheq	r3, [r4, #12]
 800e850:	bf18      	it	ne
 800e852:	81a3      	strhne	r3, [r4, #12]
 800e854:	bd10      	pop	{r4, pc}

0800e856 <__sclose>:
 800e856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e85a:	f000 b8a1 	b.w	800e9a0 <_close_r>

0800e85e <__swbuf_r>:
 800e85e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e860:	460e      	mov	r6, r1
 800e862:	4614      	mov	r4, r2
 800e864:	4605      	mov	r5, r0
 800e866:	b118      	cbz	r0, 800e870 <__swbuf_r+0x12>
 800e868:	6a03      	ldr	r3, [r0, #32]
 800e86a:	b90b      	cbnz	r3, 800e870 <__swbuf_r+0x12>
 800e86c:	f7ff ff0e 	bl	800e68c <__sinit>
 800e870:	69a3      	ldr	r3, [r4, #24]
 800e872:	60a3      	str	r3, [r4, #8]
 800e874:	89a3      	ldrh	r3, [r4, #12]
 800e876:	071a      	lsls	r2, r3, #28
 800e878:	d501      	bpl.n	800e87e <__swbuf_r+0x20>
 800e87a:	6923      	ldr	r3, [r4, #16]
 800e87c:	b943      	cbnz	r3, 800e890 <__swbuf_r+0x32>
 800e87e:	4621      	mov	r1, r4
 800e880:	4628      	mov	r0, r5
 800e882:	f000 f82b 	bl	800e8dc <__swsetup_r>
 800e886:	b118      	cbz	r0, 800e890 <__swbuf_r+0x32>
 800e888:	f04f 37ff 	mov.w	r7, #4294967295
 800e88c:	4638      	mov	r0, r7
 800e88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e890:	6823      	ldr	r3, [r4, #0]
 800e892:	6922      	ldr	r2, [r4, #16]
 800e894:	1a98      	subs	r0, r3, r2
 800e896:	6963      	ldr	r3, [r4, #20]
 800e898:	b2f6      	uxtb	r6, r6
 800e89a:	4283      	cmp	r3, r0
 800e89c:	4637      	mov	r7, r6
 800e89e:	dc05      	bgt.n	800e8ac <__swbuf_r+0x4e>
 800e8a0:	4621      	mov	r1, r4
 800e8a2:	4628      	mov	r0, r5
 800e8a4:	f001 fd84 	bl	80103b0 <_fflush_r>
 800e8a8:	2800      	cmp	r0, #0
 800e8aa:	d1ed      	bne.n	800e888 <__swbuf_r+0x2a>
 800e8ac:	68a3      	ldr	r3, [r4, #8]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	60a3      	str	r3, [r4, #8]
 800e8b2:	6823      	ldr	r3, [r4, #0]
 800e8b4:	1c5a      	adds	r2, r3, #1
 800e8b6:	6022      	str	r2, [r4, #0]
 800e8b8:	701e      	strb	r6, [r3, #0]
 800e8ba:	6962      	ldr	r2, [r4, #20]
 800e8bc:	1c43      	adds	r3, r0, #1
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d004      	beq.n	800e8cc <__swbuf_r+0x6e>
 800e8c2:	89a3      	ldrh	r3, [r4, #12]
 800e8c4:	07db      	lsls	r3, r3, #31
 800e8c6:	d5e1      	bpl.n	800e88c <__swbuf_r+0x2e>
 800e8c8:	2e0a      	cmp	r6, #10
 800e8ca:	d1df      	bne.n	800e88c <__swbuf_r+0x2e>
 800e8cc:	4621      	mov	r1, r4
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	f001 fd6e 	bl	80103b0 <_fflush_r>
 800e8d4:	2800      	cmp	r0, #0
 800e8d6:	d0d9      	beq.n	800e88c <__swbuf_r+0x2e>
 800e8d8:	e7d6      	b.n	800e888 <__swbuf_r+0x2a>
	...

0800e8dc <__swsetup_r>:
 800e8dc:	b538      	push	{r3, r4, r5, lr}
 800e8de:	4b29      	ldr	r3, [pc, #164]	@ (800e984 <__swsetup_r+0xa8>)
 800e8e0:	4605      	mov	r5, r0
 800e8e2:	6818      	ldr	r0, [r3, #0]
 800e8e4:	460c      	mov	r4, r1
 800e8e6:	b118      	cbz	r0, 800e8f0 <__swsetup_r+0x14>
 800e8e8:	6a03      	ldr	r3, [r0, #32]
 800e8ea:	b90b      	cbnz	r3, 800e8f0 <__swsetup_r+0x14>
 800e8ec:	f7ff fece 	bl	800e68c <__sinit>
 800e8f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8f4:	0719      	lsls	r1, r3, #28
 800e8f6:	d422      	bmi.n	800e93e <__swsetup_r+0x62>
 800e8f8:	06da      	lsls	r2, r3, #27
 800e8fa:	d407      	bmi.n	800e90c <__swsetup_r+0x30>
 800e8fc:	2209      	movs	r2, #9
 800e8fe:	602a      	str	r2, [r5, #0]
 800e900:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e904:	81a3      	strh	r3, [r4, #12]
 800e906:	f04f 30ff 	mov.w	r0, #4294967295
 800e90a:	e033      	b.n	800e974 <__swsetup_r+0x98>
 800e90c:	0758      	lsls	r0, r3, #29
 800e90e:	d512      	bpl.n	800e936 <__swsetup_r+0x5a>
 800e910:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e912:	b141      	cbz	r1, 800e926 <__swsetup_r+0x4a>
 800e914:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e918:	4299      	cmp	r1, r3
 800e91a:	d002      	beq.n	800e922 <__swsetup_r+0x46>
 800e91c:	4628      	mov	r0, r5
 800e91e:	f000 feff 	bl	800f720 <_free_r>
 800e922:	2300      	movs	r3, #0
 800e924:	6363      	str	r3, [r4, #52]	@ 0x34
 800e926:	89a3      	ldrh	r3, [r4, #12]
 800e928:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e92c:	81a3      	strh	r3, [r4, #12]
 800e92e:	2300      	movs	r3, #0
 800e930:	6063      	str	r3, [r4, #4]
 800e932:	6923      	ldr	r3, [r4, #16]
 800e934:	6023      	str	r3, [r4, #0]
 800e936:	89a3      	ldrh	r3, [r4, #12]
 800e938:	f043 0308 	orr.w	r3, r3, #8
 800e93c:	81a3      	strh	r3, [r4, #12]
 800e93e:	6923      	ldr	r3, [r4, #16]
 800e940:	b94b      	cbnz	r3, 800e956 <__swsetup_r+0x7a>
 800e942:	89a3      	ldrh	r3, [r4, #12]
 800e944:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e94c:	d003      	beq.n	800e956 <__swsetup_r+0x7a>
 800e94e:	4621      	mov	r1, r4
 800e950:	4628      	mov	r0, r5
 800e952:	f001 fd7b 	bl	801044c <__smakebuf_r>
 800e956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e95a:	f013 0201 	ands.w	r2, r3, #1
 800e95e:	d00a      	beq.n	800e976 <__swsetup_r+0x9a>
 800e960:	2200      	movs	r2, #0
 800e962:	60a2      	str	r2, [r4, #8]
 800e964:	6962      	ldr	r2, [r4, #20]
 800e966:	4252      	negs	r2, r2
 800e968:	61a2      	str	r2, [r4, #24]
 800e96a:	6922      	ldr	r2, [r4, #16]
 800e96c:	b942      	cbnz	r2, 800e980 <__swsetup_r+0xa4>
 800e96e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e972:	d1c5      	bne.n	800e900 <__swsetup_r+0x24>
 800e974:	bd38      	pop	{r3, r4, r5, pc}
 800e976:	0799      	lsls	r1, r3, #30
 800e978:	bf58      	it	pl
 800e97a:	6962      	ldrpl	r2, [r4, #20]
 800e97c:	60a2      	str	r2, [r4, #8]
 800e97e:	e7f4      	b.n	800e96a <__swsetup_r+0x8e>
 800e980:	2000      	movs	r0, #0
 800e982:	e7f7      	b.n	800e974 <__swsetup_r+0x98>
 800e984:	20000058 	.word	0x20000058

0800e988 <memset>:
 800e988:	4402      	add	r2, r0
 800e98a:	4603      	mov	r3, r0
 800e98c:	4293      	cmp	r3, r2
 800e98e:	d100      	bne.n	800e992 <memset+0xa>
 800e990:	4770      	bx	lr
 800e992:	f803 1b01 	strb.w	r1, [r3], #1
 800e996:	e7f9      	b.n	800e98c <memset+0x4>

0800e998 <_localeconv_r>:
 800e998:	4800      	ldr	r0, [pc, #0]	@ (800e99c <_localeconv_r+0x4>)
 800e99a:	4770      	bx	lr
 800e99c:	20000198 	.word	0x20000198

0800e9a0 <_close_r>:
 800e9a0:	b538      	push	{r3, r4, r5, lr}
 800e9a2:	4d06      	ldr	r5, [pc, #24]	@ (800e9bc <_close_r+0x1c>)
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	4604      	mov	r4, r0
 800e9a8:	4608      	mov	r0, r1
 800e9aa:	602b      	str	r3, [r5, #0]
 800e9ac:	f7f3 f8da 	bl	8001b64 <_close>
 800e9b0:	1c43      	adds	r3, r0, #1
 800e9b2:	d102      	bne.n	800e9ba <_close_r+0x1a>
 800e9b4:	682b      	ldr	r3, [r5, #0]
 800e9b6:	b103      	cbz	r3, 800e9ba <_close_r+0x1a>
 800e9b8:	6023      	str	r3, [r4, #0]
 800e9ba:	bd38      	pop	{r3, r4, r5, pc}
 800e9bc:	20005764 	.word	0x20005764

0800e9c0 <_lseek_r>:
 800e9c0:	b538      	push	{r3, r4, r5, lr}
 800e9c2:	4d07      	ldr	r5, [pc, #28]	@ (800e9e0 <_lseek_r+0x20>)
 800e9c4:	4604      	mov	r4, r0
 800e9c6:	4608      	mov	r0, r1
 800e9c8:	4611      	mov	r1, r2
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	602a      	str	r2, [r5, #0]
 800e9ce:	461a      	mov	r2, r3
 800e9d0:	f7f3 f8ef 	bl	8001bb2 <_lseek>
 800e9d4:	1c43      	adds	r3, r0, #1
 800e9d6:	d102      	bne.n	800e9de <_lseek_r+0x1e>
 800e9d8:	682b      	ldr	r3, [r5, #0]
 800e9da:	b103      	cbz	r3, 800e9de <_lseek_r+0x1e>
 800e9dc:	6023      	str	r3, [r4, #0]
 800e9de:	bd38      	pop	{r3, r4, r5, pc}
 800e9e0:	20005764 	.word	0x20005764

0800e9e4 <_read_r>:
 800e9e4:	b538      	push	{r3, r4, r5, lr}
 800e9e6:	4d07      	ldr	r5, [pc, #28]	@ (800ea04 <_read_r+0x20>)
 800e9e8:	4604      	mov	r4, r0
 800e9ea:	4608      	mov	r0, r1
 800e9ec:	4611      	mov	r1, r2
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	602a      	str	r2, [r5, #0]
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	f7f3 f87d 	bl	8001af2 <_read>
 800e9f8:	1c43      	adds	r3, r0, #1
 800e9fa:	d102      	bne.n	800ea02 <_read_r+0x1e>
 800e9fc:	682b      	ldr	r3, [r5, #0]
 800e9fe:	b103      	cbz	r3, 800ea02 <_read_r+0x1e>
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	bd38      	pop	{r3, r4, r5, pc}
 800ea04:	20005764 	.word	0x20005764

0800ea08 <_write_r>:
 800ea08:	b538      	push	{r3, r4, r5, lr}
 800ea0a:	4d07      	ldr	r5, [pc, #28]	@ (800ea28 <_write_r+0x20>)
 800ea0c:	4604      	mov	r4, r0
 800ea0e:	4608      	mov	r0, r1
 800ea10:	4611      	mov	r1, r2
 800ea12:	2200      	movs	r2, #0
 800ea14:	602a      	str	r2, [r5, #0]
 800ea16:	461a      	mov	r2, r3
 800ea18:	f7f3 f888 	bl	8001b2c <_write>
 800ea1c:	1c43      	adds	r3, r0, #1
 800ea1e:	d102      	bne.n	800ea26 <_write_r+0x1e>
 800ea20:	682b      	ldr	r3, [r5, #0]
 800ea22:	b103      	cbz	r3, 800ea26 <_write_r+0x1e>
 800ea24:	6023      	str	r3, [r4, #0]
 800ea26:	bd38      	pop	{r3, r4, r5, pc}
 800ea28:	20005764 	.word	0x20005764

0800ea2c <__errno>:
 800ea2c:	4b01      	ldr	r3, [pc, #4]	@ (800ea34 <__errno+0x8>)
 800ea2e:	6818      	ldr	r0, [r3, #0]
 800ea30:	4770      	bx	lr
 800ea32:	bf00      	nop
 800ea34:	20000058 	.word	0x20000058

0800ea38 <__libc_init_array>:
 800ea38:	b570      	push	{r4, r5, r6, lr}
 800ea3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ea70 <__libc_init_array+0x38>)
 800ea3c:	4c0d      	ldr	r4, [pc, #52]	@ (800ea74 <__libc_init_array+0x3c>)
 800ea3e:	1b64      	subs	r4, r4, r5
 800ea40:	10a4      	asrs	r4, r4, #2
 800ea42:	2600      	movs	r6, #0
 800ea44:	42a6      	cmp	r6, r4
 800ea46:	d109      	bne.n	800ea5c <__libc_init_array+0x24>
 800ea48:	4d0b      	ldr	r5, [pc, #44]	@ (800ea78 <__libc_init_array+0x40>)
 800ea4a:	4c0c      	ldr	r4, [pc, #48]	@ (800ea7c <__libc_init_array+0x44>)
 800ea4c:	f001 fe2a 	bl	80106a4 <_init>
 800ea50:	1b64      	subs	r4, r4, r5
 800ea52:	10a4      	asrs	r4, r4, #2
 800ea54:	2600      	movs	r6, #0
 800ea56:	42a6      	cmp	r6, r4
 800ea58:	d105      	bne.n	800ea66 <__libc_init_array+0x2e>
 800ea5a:	bd70      	pop	{r4, r5, r6, pc}
 800ea5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea60:	4798      	blx	r3
 800ea62:	3601      	adds	r6, #1
 800ea64:	e7ee      	b.n	800ea44 <__libc_init_array+0xc>
 800ea66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea6a:	4798      	blx	r3
 800ea6c:	3601      	adds	r6, #1
 800ea6e:	e7f2      	b.n	800ea56 <__libc_init_array+0x1e>
 800ea70:	08010da0 	.word	0x08010da0
 800ea74:	08010da0 	.word	0x08010da0
 800ea78:	08010da0 	.word	0x08010da0
 800ea7c:	08010da4 	.word	0x08010da4

0800ea80 <__retarget_lock_init_recursive>:
 800ea80:	4770      	bx	lr

0800ea82 <__retarget_lock_acquire_recursive>:
 800ea82:	4770      	bx	lr

0800ea84 <__retarget_lock_release_recursive>:
 800ea84:	4770      	bx	lr

0800ea86 <quorem>:
 800ea86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea8a:	6903      	ldr	r3, [r0, #16]
 800ea8c:	690c      	ldr	r4, [r1, #16]
 800ea8e:	42a3      	cmp	r3, r4
 800ea90:	4607      	mov	r7, r0
 800ea92:	db7e      	blt.n	800eb92 <quorem+0x10c>
 800ea94:	3c01      	subs	r4, #1
 800ea96:	f101 0814 	add.w	r8, r1, #20
 800ea9a:	00a3      	lsls	r3, r4, #2
 800ea9c:	f100 0514 	add.w	r5, r0, #20
 800eaa0:	9300      	str	r3, [sp, #0]
 800eaa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eaa6:	9301      	str	r3, [sp, #4]
 800eaa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eaac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eab0:	3301      	adds	r3, #1
 800eab2:	429a      	cmp	r2, r3
 800eab4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eab8:	fbb2 f6f3 	udiv	r6, r2, r3
 800eabc:	d32e      	bcc.n	800eb1c <quorem+0x96>
 800eabe:	f04f 0a00 	mov.w	sl, #0
 800eac2:	46c4      	mov	ip, r8
 800eac4:	46ae      	mov	lr, r5
 800eac6:	46d3      	mov	fp, sl
 800eac8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eacc:	b298      	uxth	r0, r3
 800eace:	fb06 a000 	mla	r0, r6, r0, sl
 800ead2:	0c02      	lsrs	r2, r0, #16
 800ead4:	0c1b      	lsrs	r3, r3, #16
 800ead6:	fb06 2303 	mla	r3, r6, r3, r2
 800eada:	f8de 2000 	ldr.w	r2, [lr]
 800eade:	b280      	uxth	r0, r0
 800eae0:	b292      	uxth	r2, r2
 800eae2:	1a12      	subs	r2, r2, r0
 800eae4:	445a      	add	r2, fp
 800eae6:	f8de 0000 	ldr.w	r0, [lr]
 800eaea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eaee:	b29b      	uxth	r3, r3
 800eaf0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800eaf4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eaf8:	b292      	uxth	r2, r2
 800eafa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eafe:	45e1      	cmp	r9, ip
 800eb00:	f84e 2b04 	str.w	r2, [lr], #4
 800eb04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eb08:	d2de      	bcs.n	800eac8 <quorem+0x42>
 800eb0a:	9b00      	ldr	r3, [sp, #0]
 800eb0c:	58eb      	ldr	r3, [r5, r3]
 800eb0e:	b92b      	cbnz	r3, 800eb1c <quorem+0x96>
 800eb10:	9b01      	ldr	r3, [sp, #4]
 800eb12:	3b04      	subs	r3, #4
 800eb14:	429d      	cmp	r5, r3
 800eb16:	461a      	mov	r2, r3
 800eb18:	d32f      	bcc.n	800eb7a <quorem+0xf4>
 800eb1a:	613c      	str	r4, [r7, #16]
 800eb1c:	4638      	mov	r0, r7
 800eb1e:	f001 f979 	bl	800fe14 <__mcmp>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	db25      	blt.n	800eb72 <quorem+0xec>
 800eb26:	4629      	mov	r1, r5
 800eb28:	2000      	movs	r0, #0
 800eb2a:	f858 2b04 	ldr.w	r2, [r8], #4
 800eb2e:	f8d1 c000 	ldr.w	ip, [r1]
 800eb32:	fa1f fe82 	uxth.w	lr, r2
 800eb36:	fa1f f38c 	uxth.w	r3, ip
 800eb3a:	eba3 030e 	sub.w	r3, r3, lr
 800eb3e:	4403      	add	r3, r0
 800eb40:	0c12      	lsrs	r2, r2, #16
 800eb42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eb46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb50:	45c1      	cmp	r9, r8
 800eb52:	f841 3b04 	str.w	r3, [r1], #4
 800eb56:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eb5a:	d2e6      	bcs.n	800eb2a <quorem+0xa4>
 800eb5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb64:	b922      	cbnz	r2, 800eb70 <quorem+0xea>
 800eb66:	3b04      	subs	r3, #4
 800eb68:	429d      	cmp	r5, r3
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	d30b      	bcc.n	800eb86 <quorem+0x100>
 800eb6e:	613c      	str	r4, [r7, #16]
 800eb70:	3601      	adds	r6, #1
 800eb72:	4630      	mov	r0, r6
 800eb74:	b003      	add	sp, #12
 800eb76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb7a:	6812      	ldr	r2, [r2, #0]
 800eb7c:	3b04      	subs	r3, #4
 800eb7e:	2a00      	cmp	r2, #0
 800eb80:	d1cb      	bne.n	800eb1a <quorem+0x94>
 800eb82:	3c01      	subs	r4, #1
 800eb84:	e7c6      	b.n	800eb14 <quorem+0x8e>
 800eb86:	6812      	ldr	r2, [r2, #0]
 800eb88:	3b04      	subs	r3, #4
 800eb8a:	2a00      	cmp	r2, #0
 800eb8c:	d1ef      	bne.n	800eb6e <quorem+0xe8>
 800eb8e:	3c01      	subs	r4, #1
 800eb90:	e7ea      	b.n	800eb68 <quorem+0xe2>
 800eb92:	2000      	movs	r0, #0
 800eb94:	e7ee      	b.n	800eb74 <quorem+0xee>
	...

0800eb98 <_dtoa_r>:
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	69c7      	ldr	r7, [r0, #28]
 800eb9e:	b099      	sub	sp, #100	@ 0x64
 800eba0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800eba4:	ec55 4b10 	vmov	r4, r5, d0
 800eba8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ebaa:	9109      	str	r1, [sp, #36]	@ 0x24
 800ebac:	4683      	mov	fp, r0
 800ebae:	920e      	str	r2, [sp, #56]	@ 0x38
 800ebb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ebb2:	b97f      	cbnz	r7, 800ebd4 <_dtoa_r+0x3c>
 800ebb4:	2010      	movs	r0, #16
 800ebb6:	f000 fdfd 	bl	800f7b4 <malloc>
 800ebba:	4602      	mov	r2, r0
 800ebbc:	f8cb 001c 	str.w	r0, [fp, #28]
 800ebc0:	b920      	cbnz	r0, 800ebcc <_dtoa_r+0x34>
 800ebc2:	4ba7      	ldr	r3, [pc, #668]	@ (800ee60 <_dtoa_r+0x2c8>)
 800ebc4:	21ef      	movs	r1, #239	@ 0xef
 800ebc6:	48a7      	ldr	r0, [pc, #668]	@ (800ee64 <_dtoa_r+0x2cc>)
 800ebc8:	f001 fcbc 	bl	8010544 <__assert_func>
 800ebcc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ebd0:	6007      	str	r7, [r0, #0]
 800ebd2:	60c7      	str	r7, [r0, #12]
 800ebd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ebd8:	6819      	ldr	r1, [r3, #0]
 800ebda:	b159      	cbz	r1, 800ebf4 <_dtoa_r+0x5c>
 800ebdc:	685a      	ldr	r2, [r3, #4]
 800ebde:	604a      	str	r2, [r1, #4]
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	4093      	lsls	r3, r2
 800ebe4:	608b      	str	r3, [r1, #8]
 800ebe6:	4658      	mov	r0, fp
 800ebe8:	f000 feda 	bl	800f9a0 <_Bfree>
 800ebec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	601a      	str	r2, [r3, #0]
 800ebf4:	1e2b      	subs	r3, r5, #0
 800ebf6:	bfb9      	ittee	lt
 800ebf8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ebfc:	9303      	strlt	r3, [sp, #12]
 800ebfe:	2300      	movge	r3, #0
 800ec00:	6033      	strge	r3, [r6, #0]
 800ec02:	9f03      	ldr	r7, [sp, #12]
 800ec04:	4b98      	ldr	r3, [pc, #608]	@ (800ee68 <_dtoa_r+0x2d0>)
 800ec06:	bfbc      	itt	lt
 800ec08:	2201      	movlt	r2, #1
 800ec0a:	6032      	strlt	r2, [r6, #0]
 800ec0c:	43bb      	bics	r3, r7
 800ec0e:	d112      	bne.n	800ec36 <_dtoa_r+0x9e>
 800ec10:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ec12:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ec16:	6013      	str	r3, [r2, #0]
 800ec18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ec1c:	4323      	orrs	r3, r4
 800ec1e:	f000 854d 	beq.w	800f6bc <_dtoa_r+0xb24>
 800ec22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec24:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ee7c <_dtoa_r+0x2e4>
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	f000 854f 	beq.w	800f6cc <_dtoa_r+0xb34>
 800ec2e:	f10a 0303 	add.w	r3, sl, #3
 800ec32:	f000 bd49 	b.w	800f6c8 <_dtoa_r+0xb30>
 800ec36:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	ec51 0b17 	vmov	r0, r1, d7
 800ec40:	2300      	movs	r3, #0
 800ec42:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ec46:	f7f1 ff5f 	bl	8000b08 <__aeabi_dcmpeq>
 800ec4a:	4680      	mov	r8, r0
 800ec4c:	b158      	cbz	r0, 800ec66 <_dtoa_r+0xce>
 800ec4e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ec50:	2301      	movs	r3, #1
 800ec52:	6013      	str	r3, [r2, #0]
 800ec54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec56:	b113      	cbz	r3, 800ec5e <_dtoa_r+0xc6>
 800ec58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ec5a:	4b84      	ldr	r3, [pc, #528]	@ (800ee6c <_dtoa_r+0x2d4>)
 800ec5c:	6013      	str	r3, [r2, #0]
 800ec5e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ee80 <_dtoa_r+0x2e8>
 800ec62:	f000 bd33 	b.w	800f6cc <_dtoa_r+0xb34>
 800ec66:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ec6a:	aa16      	add	r2, sp, #88	@ 0x58
 800ec6c:	a917      	add	r1, sp, #92	@ 0x5c
 800ec6e:	4658      	mov	r0, fp
 800ec70:	f001 f980 	bl	800ff74 <__d2b>
 800ec74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ec78:	4681      	mov	r9, r0
 800ec7a:	2e00      	cmp	r6, #0
 800ec7c:	d077      	beq.n	800ed6e <_dtoa_r+0x1d6>
 800ec7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ec80:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ec84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ec8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ec90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ec94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ec98:	4619      	mov	r1, r3
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	4b74      	ldr	r3, [pc, #464]	@ (800ee70 <_dtoa_r+0x2d8>)
 800ec9e:	f7f1 fb13 	bl	80002c8 <__aeabi_dsub>
 800eca2:	a369      	add	r3, pc, #420	@ (adr r3, 800ee48 <_dtoa_r+0x2b0>)
 800eca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca8:	f7f1 fcc6 	bl	8000638 <__aeabi_dmul>
 800ecac:	a368      	add	r3, pc, #416	@ (adr r3, 800ee50 <_dtoa_r+0x2b8>)
 800ecae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb2:	f7f1 fb0b 	bl	80002cc <__adddf3>
 800ecb6:	4604      	mov	r4, r0
 800ecb8:	4630      	mov	r0, r6
 800ecba:	460d      	mov	r5, r1
 800ecbc:	f7f1 fc52 	bl	8000564 <__aeabi_i2d>
 800ecc0:	a365      	add	r3, pc, #404	@ (adr r3, 800ee58 <_dtoa_r+0x2c0>)
 800ecc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc6:	f7f1 fcb7 	bl	8000638 <__aeabi_dmul>
 800ecca:	4602      	mov	r2, r0
 800eccc:	460b      	mov	r3, r1
 800ecce:	4620      	mov	r0, r4
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	f7f1 fafb 	bl	80002cc <__adddf3>
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	460d      	mov	r5, r1
 800ecda:	f7f1 ff5d 	bl	8000b98 <__aeabi_d2iz>
 800ecde:	2200      	movs	r2, #0
 800ece0:	4607      	mov	r7, r0
 800ece2:	2300      	movs	r3, #0
 800ece4:	4620      	mov	r0, r4
 800ece6:	4629      	mov	r1, r5
 800ece8:	f7f1 ff18 	bl	8000b1c <__aeabi_dcmplt>
 800ecec:	b140      	cbz	r0, 800ed00 <_dtoa_r+0x168>
 800ecee:	4638      	mov	r0, r7
 800ecf0:	f7f1 fc38 	bl	8000564 <__aeabi_i2d>
 800ecf4:	4622      	mov	r2, r4
 800ecf6:	462b      	mov	r3, r5
 800ecf8:	f7f1 ff06 	bl	8000b08 <__aeabi_dcmpeq>
 800ecfc:	b900      	cbnz	r0, 800ed00 <_dtoa_r+0x168>
 800ecfe:	3f01      	subs	r7, #1
 800ed00:	2f16      	cmp	r7, #22
 800ed02:	d851      	bhi.n	800eda8 <_dtoa_r+0x210>
 800ed04:	4b5b      	ldr	r3, [pc, #364]	@ (800ee74 <_dtoa_r+0x2dc>)
 800ed06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ed0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed12:	f7f1 ff03 	bl	8000b1c <__aeabi_dcmplt>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d048      	beq.n	800edac <_dtoa_r+0x214>
 800ed1a:	3f01      	subs	r7, #1
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	9312      	str	r3, [sp, #72]	@ 0x48
 800ed20:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ed22:	1b9b      	subs	r3, r3, r6
 800ed24:	1e5a      	subs	r2, r3, #1
 800ed26:	bf44      	itt	mi
 800ed28:	f1c3 0801 	rsbmi	r8, r3, #1
 800ed2c:	2300      	movmi	r3, #0
 800ed2e:	9208      	str	r2, [sp, #32]
 800ed30:	bf54      	ite	pl
 800ed32:	f04f 0800 	movpl.w	r8, #0
 800ed36:	9308      	strmi	r3, [sp, #32]
 800ed38:	2f00      	cmp	r7, #0
 800ed3a:	db39      	blt.n	800edb0 <_dtoa_r+0x218>
 800ed3c:	9b08      	ldr	r3, [sp, #32]
 800ed3e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ed40:	443b      	add	r3, r7
 800ed42:	9308      	str	r3, [sp, #32]
 800ed44:	2300      	movs	r3, #0
 800ed46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed4a:	2b09      	cmp	r3, #9
 800ed4c:	d864      	bhi.n	800ee18 <_dtoa_r+0x280>
 800ed4e:	2b05      	cmp	r3, #5
 800ed50:	bfc4      	itt	gt
 800ed52:	3b04      	subgt	r3, #4
 800ed54:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ed56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed58:	f1a3 0302 	sub.w	r3, r3, #2
 800ed5c:	bfcc      	ite	gt
 800ed5e:	2400      	movgt	r4, #0
 800ed60:	2401      	movle	r4, #1
 800ed62:	2b03      	cmp	r3, #3
 800ed64:	d863      	bhi.n	800ee2e <_dtoa_r+0x296>
 800ed66:	e8df f003 	tbb	[pc, r3]
 800ed6a:	372a      	.short	0x372a
 800ed6c:	5535      	.short	0x5535
 800ed6e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ed72:	441e      	add	r6, r3
 800ed74:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ed78:	2b20      	cmp	r3, #32
 800ed7a:	bfc1      	itttt	gt
 800ed7c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ed80:	409f      	lslgt	r7, r3
 800ed82:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ed86:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ed8a:	bfd6      	itet	le
 800ed8c:	f1c3 0320 	rsble	r3, r3, #32
 800ed90:	ea47 0003 	orrgt.w	r0, r7, r3
 800ed94:	fa04 f003 	lslle.w	r0, r4, r3
 800ed98:	f7f1 fbd4 	bl	8000544 <__aeabi_ui2d>
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800eda2:	3e01      	subs	r6, #1
 800eda4:	9214      	str	r2, [sp, #80]	@ 0x50
 800eda6:	e777      	b.n	800ec98 <_dtoa_r+0x100>
 800eda8:	2301      	movs	r3, #1
 800edaa:	e7b8      	b.n	800ed1e <_dtoa_r+0x186>
 800edac:	9012      	str	r0, [sp, #72]	@ 0x48
 800edae:	e7b7      	b.n	800ed20 <_dtoa_r+0x188>
 800edb0:	427b      	negs	r3, r7
 800edb2:	930a      	str	r3, [sp, #40]	@ 0x28
 800edb4:	2300      	movs	r3, #0
 800edb6:	eba8 0807 	sub.w	r8, r8, r7
 800edba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800edbc:	e7c4      	b.n	800ed48 <_dtoa_r+0x1b0>
 800edbe:	2300      	movs	r3, #0
 800edc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800edc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	dc35      	bgt.n	800ee34 <_dtoa_r+0x29c>
 800edc8:	2301      	movs	r3, #1
 800edca:	9300      	str	r3, [sp, #0]
 800edcc:	9307      	str	r3, [sp, #28]
 800edce:	461a      	mov	r2, r3
 800edd0:	920e      	str	r2, [sp, #56]	@ 0x38
 800edd2:	e00b      	b.n	800edec <_dtoa_r+0x254>
 800edd4:	2301      	movs	r3, #1
 800edd6:	e7f3      	b.n	800edc0 <_dtoa_r+0x228>
 800edd8:	2300      	movs	r3, #0
 800edda:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eddc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800edde:	18fb      	adds	r3, r7, r3
 800ede0:	9300      	str	r3, [sp, #0]
 800ede2:	3301      	adds	r3, #1
 800ede4:	2b01      	cmp	r3, #1
 800ede6:	9307      	str	r3, [sp, #28]
 800ede8:	bfb8      	it	lt
 800edea:	2301      	movlt	r3, #1
 800edec:	f8db 001c 	ldr.w	r0, [fp, #28]
 800edf0:	2100      	movs	r1, #0
 800edf2:	2204      	movs	r2, #4
 800edf4:	f102 0514 	add.w	r5, r2, #20
 800edf8:	429d      	cmp	r5, r3
 800edfa:	d91f      	bls.n	800ee3c <_dtoa_r+0x2a4>
 800edfc:	6041      	str	r1, [r0, #4]
 800edfe:	4658      	mov	r0, fp
 800ee00:	f000 fd8e 	bl	800f920 <_Balloc>
 800ee04:	4682      	mov	sl, r0
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d13c      	bne.n	800ee84 <_dtoa_r+0x2ec>
 800ee0a:	4b1b      	ldr	r3, [pc, #108]	@ (800ee78 <_dtoa_r+0x2e0>)
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ee12:	e6d8      	b.n	800ebc6 <_dtoa_r+0x2e>
 800ee14:	2301      	movs	r3, #1
 800ee16:	e7e0      	b.n	800edda <_dtoa_r+0x242>
 800ee18:	2401      	movs	r4, #1
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee1e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ee20:	f04f 33ff 	mov.w	r3, #4294967295
 800ee24:	9300      	str	r3, [sp, #0]
 800ee26:	9307      	str	r3, [sp, #28]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	2312      	movs	r3, #18
 800ee2c:	e7d0      	b.n	800edd0 <_dtoa_r+0x238>
 800ee2e:	2301      	movs	r3, #1
 800ee30:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ee32:	e7f5      	b.n	800ee20 <_dtoa_r+0x288>
 800ee34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee36:	9300      	str	r3, [sp, #0]
 800ee38:	9307      	str	r3, [sp, #28]
 800ee3a:	e7d7      	b.n	800edec <_dtoa_r+0x254>
 800ee3c:	3101      	adds	r1, #1
 800ee3e:	0052      	lsls	r2, r2, #1
 800ee40:	e7d8      	b.n	800edf4 <_dtoa_r+0x25c>
 800ee42:	bf00      	nop
 800ee44:	f3af 8000 	nop.w
 800ee48:	636f4361 	.word	0x636f4361
 800ee4c:	3fd287a7 	.word	0x3fd287a7
 800ee50:	8b60c8b3 	.word	0x8b60c8b3
 800ee54:	3fc68a28 	.word	0x3fc68a28
 800ee58:	509f79fb 	.word	0x509f79fb
 800ee5c:	3fd34413 	.word	0x3fd34413
 800ee60:	08010a6b 	.word	0x08010a6b
 800ee64:	08010a82 	.word	0x08010a82
 800ee68:	7ff00000 	.word	0x7ff00000
 800ee6c:	08010a3b 	.word	0x08010a3b
 800ee70:	3ff80000 	.word	0x3ff80000
 800ee74:	08010b78 	.word	0x08010b78
 800ee78:	08010ada 	.word	0x08010ada
 800ee7c:	08010a67 	.word	0x08010a67
 800ee80:	08010a3a 	.word	0x08010a3a
 800ee84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ee88:	6018      	str	r0, [r3, #0]
 800ee8a:	9b07      	ldr	r3, [sp, #28]
 800ee8c:	2b0e      	cmp	r3, #14
 800ee8e:	f200 80a4 	bhi.w	800efda <_dtoa_r+0x442>
 800ee92:	2c00      	cmp	r4, #0
 800ee94:	f000 80a1 	beq.w	800efda <_dtoa_r+0x442>
 800ee98:	2f00      	cmp	r7, #0
 800ee9a:	dd33      	ble.n	800ef04 <_dtoa_r+0x36c>
 800ee9c:	4bad      	ldr	r3, [pc, #692]	@ (800f154 <_dtoa_r+0x5bc>)
 800ee9e:	f007 020f 	and.w	r2, r7, #15
 800eea2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eea6:	ed93 7b00 	vldr	d7, [r3]
 800eeaa:	05f8      	lsls	r0, r7, #23
 800eeac:	ed8d 7b04 	vstr	d7, [sp, #16]
 800eeb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eeb4:	d516      	bpl.n	800eee4 <_dtoa_r+0x34c>
 800eeb6:	4ba8      	ldr	r3, [pc, #672]	@ (800f158 <_dtoa_r+0x5c0>)
 800eeb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eebc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eec0:	f7f1 fce4 	bl	800088c <__aeabi_ddiv>
 800eec4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eec8:	f004 040f 	and.w	r4, r4, #15
 800eecc:	2603      	movs	r6, #3
 800eece:	4da2      	ldr	r5, [pc, #648]	@ (800f158 <_dtoa_r+0x5c0>)
 800eed0:	b954      	cbnz	r4, 800eee8 <_dtoa_r+0x350>
 800eed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeda:	f7f1 fcd7 	bl	800088c <__aeabi_ddiv>
 800eede:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eee2:	e028      	b.n	800ef36 <_dtoa_r+0x39e>
 800eee4:	2602      	movs	r6, #2
 800eee6:	e7f2      	b.n	800eece <_dtoa_r+0x336>
 800eee8:	07e1      	lsls	r1, r4, #31
 800eeea:	d508      	bpl.n	800eefe <_dtoa_r+0x366>
 800eeec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eef0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eef4:	f7f1 fba0 	bl	8000638 <__aeabi_dmul>
 800eef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eefc:	3601      	adds	r6, #1
 800eefe:	1064      	asrs	r4, r4, #1
 800ef00:	3508      	adds	r5, #8
 800ef02:	e7e5      	b.n	800eed0 <_dtoa_r+0x338>
 800ef04:	f000 80d2 	beq.w	800f0ac <_dtoa_r+0x514>
 800ef08:	427c      	negs	r4, r7
 800ef0a:	4b92      	ldr	r3, [pc, #584]	@ (800f154 <_dtoa_r+0x5bc>)
 800ef0c:	4d92      	ldr	r5, [pc, #584]	@ (800f158 <_dtoa_r+0x5c0>)
 800ef0e:	f004 020f 	and.w	r2, r4, #15
 800ef12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef1e:	f7f1 fb8b 	bl	8000638 <__aeabi_dmul>
 800ef22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef26:	1124      	asrs	r4, r4, #4
 800ef28:	2300      	movs	r3, #0
 800ef2a:	2602      	movs	r6, #2
 800ef2c:	2c00      	cmp	r4, #0
 800ef2e:	f040 80b2 	bne.w	800f096 <_dtoa_r+0x4fe>
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d1d3      	bne.n	800eede <_dtoa_r+0x346>
 800ef36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ef38:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	f000 80b7 	beq.w	800f0b0 <_dtoa_r+0x518>
 800ef42:	4b86      	ldr	r3, [pc, #536]	@ (800f15c <_dtoa_r+0x5c4>)
 800ef44:	2200      	movs	r2, #0
 800ef46:	4620      	mov	r0, r4
 800ef48:	4629      	mov	r1, r5
 800ef4a:	f7f1 fde7 	bl	8000b1c <__aeabi_dcmplt>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	f000 80ae 	beq.w	800f0b0 <_dtoa_r+0x518>
 800ef54:	9b07      	ldr	r3, [sp, #28]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	f000 80aa 	beq.w	800f0b0 <_dtoa_r+0x518>
 800ef5c:	9b00      	ldr	r3, [sp, #0]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	dd37      	ble.n	800efd2 <_dtoa_r+0x43a>
 800ef62:	1e7b      	subs	r3, r7, #1
 800ef64:	9304      	str	r3, [sp, #16]
 800ef66:	4620      	mov	r0, r4
 800ef68:	4b7d      	ldr	r3, [pc, #500]	@ (800f160 <_dtoa_r+0x5c8>)
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	4629      	mov	r1, r5
 800ef6e:	f7f1 fb63 	bl	8000638 <__aeabi_dmul>
 800ef72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef76:	9c00      	ldr	r4, [sp, #0]
 800ef78:	3601      	adds	r6, #1
 800ef7a:	4630      	mov	r0, r6
 800ef7c:	f7f1 faf2 	bl	8000564 <__aeabi_i2d>
 800ef80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef84:	f7f1 fb58 	bl	8000638 <__aeabi_dmul>
 800ef88:	4b76      	ldr	r3, [pc, #472]	@ (800f164 <_dtoa_r+0x5cc>)
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	f7f1 f99e 	bl	80002cc <__adddf3>
 800ef90:	4605      	mov	r5, r0
 800ef92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ef96:	2c00      	cmp	r4, #0
 800ef98:	f040 808d 	bne.w	800f0b6 <_dtoa_r+0x51e>
 800ef9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efa0:	4b71      	ldr	r3, [pc, #452]	@ (800f168 <_dtoa_r+0x5d0>)
 800efa2:	2200      	movs	r2, #0
 800efa4:	f7f1 f990 	bl	80002c8 <__aeabi_dsub>
 800efa8:	4602      	mov	r2, r0
 800efaa:	460b      	mov	r3, r1
 800efac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800efb0:	462a      	mov	r2, r5
 800efb2:	4633      	mov	r3, r6
 800efb4:	f7f1 fdd0 	bl	8000b58 <__aeabi_dcmpgt>
 800efb8:	2800      	cmp	r0, #0
 800efba:	f040 828b 	bne.w	800f4d4 <_dtoa_r+0x93c>
 800efbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efc2:	462a      	mov	r2, r5
 800efc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800efc8:	f7f1 fda8 	bl	8000b1c <__aeabi_dcmplt>
 800efcc:	2800      	cmp	r0, #0
 800efce:	f040 8128 	bne.w	800f222 <_dtoa_r+0x68a>
 800efd2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800efd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800efda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800efdc:	2b00      	cmp	r3, #0
 800efde:	f2c0 815a 	blt.w	800f296 <_dtoa_r+0x6fe>
 800efe2:	2f0e      	cmp	r7, #14
 800efe4:	f300 8157 	bgt.w	800f296 <_dtoa_r+0x6fe>
 800efe8:	4b5a      	ldr	r3, [pc, #360]	@ (800f154 <_dtoa_r+0x5bc>)
 800efea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800efee:	ed93 7b00 	vldr	d7, [r3]
 800eff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	ed8d 7b00 	vstr	d7, [sp]
 800effa:	da03      	bge.n	800f004 <_dtoa_r+0x46c>
 800effc:	9b07      	ldr	r3, [sp, #28]
 800effe:	2b00      	cmp	r3, #0
 800f000:	f340 8101 	ble.w	800f206 <_dtoa_r+0x66e>
 800f004:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f008:	4656      	mov	r6, sl
 800f00a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f00e:	4620      	mov	r0, r4
 800f010:	4629      	mov	r1, r5
 800f012:	f7f1 fc3b 	bl	800088c <__aeabi_ddiv>
 800f016:	f7f1 fdbf 	bl	8000b98 <__aeabi_d2iz>
 800f01a:	4680      	mov	r8, r0
 800f01c:	f7f1 faa2 	bl	8000564 <__aeabi_i2d>
 800f020:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f024:	f7f1 fb08 	bl	8000638 <__aeabi_dmul>
 800f028:	4602      	mov	r2, r0
 800f02a:	460b      	mov	r3, r1
 800f02c:	4620      	mov	r0, r4
 800f02e:	4629      	mov	r1, r5
 800f030:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f034:	f7f1 f948 	bl	80002c8 <__aeabi_dsub>
 800f038:	f806 4b01 	strb.w	r4, [r6], #1
 800f03c:	9d07      	ldr	r5, [sp, #28]
 800f03e:	eba6 040a 	sub.w	r4, r6, sl
 800f042:	42a5      	cmp	r5, r4
 800f044:	4602      	mov	r2, r0
 800f046:	460b      	mov	r3, r1
 800f048:	f040 8117 	bne.w	800f27a <_dtoa_r+0x6e2>
 800f04c:	f7f1 f93e 	bl	80002cc <__adddf3>
 800f050:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f054:	4604      	mov	r4, r0
 800f056:	460d      	mov	r5, r1
 800f058:	f7f1 fd7e 	bl	8000b58 <__aeabi_dcmpgt>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	f040 80f9 	bne.w	800f254 <_dtoa_r+0x6bc>
 800f062:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f066:	4620      	mov	r0, r4
 800f068:	4629      	mov	r1, r5
 800f06a:	f7f1 fd4d 	bl	8000b08 <__aeabi_dcmpeq>
 800f06e:	b118      	cbz	r0, 800f078 <_dtoa_r+0x4e0>
 800f070:	f018 0f01 	tst.w	r8, #1
 800f074:	f040 80ee 	bne.w	800f254 <_dtoa_r+0x6bc>
 800f078:	4649      	mov	r1, r9
 800f07a:	4658      	mov	r0, fp
 800f07c:	f000 fc90 	bl	800f9a0 <_Bfree>
 800f080:	2300      	movs	r3, #0
 800f082:	7033      	strb	r3, [r6, #0]
 800f084:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f086:	3701      	adds	r7, #1
 800f088:	601f      	str	r7, [r3, #0]
 800f08a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	f000 831d 	beq.w	800f6cc <_dtoa_r+0xb34>
 800f092:	601e      	str	r6, [r3, #0]
 800f094:	e31a      	b.n	800f6cc <_dtoa_r+0xb34>
 800f096:	07e2      	lsls	r2, r4, #31
 800f098:	d505      	bpl.n	800f0a6 <_dtoa_r+0x50e>
 800f09a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f09e:	f7f1 facb 	bl	8000638 <__aeabi_dmul>
 800f0a2:	3601      	adds	r6, #1
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	1064      	asrs	r4, r4, #1
 800f0a8:	3508      	adds	r5, #8
 800f0aa:	e73f      	b.n	800ef2c <_dtoa_r+0x394>
 800f0ac:	2602      	movs	r6, #2
 800f0ae:	e742      	b.n	800ef36 <_dtoa_r+0x39e>
 800f0b0:	9c07      	ldr	r4, [sp, #28]
 800f0b2:	9704      	str	r7, [sp, #16]
 800f0b4:	e761      	b.n	800ef7a <_dtoa_r+0x3e2>
 800f0b6:	4b27      	ldr	r3, [pc, #156]	@ (800f154 <_dtoa_r+0x5bc>)
 800f0b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f0be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f0c2:	4454      	add	r4, sl
 800f0c4:	2900      	cmp	r1, #0
 800f0c6:	d053      	beq.n	800f170 <_dtoa_r+0x5d8>
 800f0c8:	4928      	ldr	r1, [pc, #160]	@ (800f16c <_dtoa_r+0x5d4>)
 800f0ca:	2000      	movs	r0, #0
 800f0cc:	f7f1 fbde 	bl	800088c <__aeabi_ddiv>
 800f0d0:	4633      	mov	r3, r6
 800f0d2:	462a      	mov	r2, r5
 800f0d4:	f7f1 f8f8 	bl	80002c8 <__aeabi_dsub>
 800f0d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f0dc:	4656      	mov	r6, sl
 800f0de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0e2:	f7f1 fd59 	bl	8000b98 <__aeabi_d2iz>
 800f0e6:	4605      	mov	r5, r0
 800f0e8:	f7f1 fa3c 	bl	8000564 <__aeabi_i2d>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	460b      	mov	r3, r1
 800f0f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0f4:	f7f1 f8e8 	bl	80002c8 <__aeabi_dsub>
 800f0f8:	3530      	adds	r5, #48	@ 0x30
 800f0fa:	4602      	mov	r2, r0
 800f0fc:	460b      	mov	r3, r1
 800f0fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f102:	f806 5b01 	strb.w	r5, [r6], #1
 800f106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f10a:	f7f1 fd07 	bl	8000b1c <__aeabi_dcmplt>
 800f10e:	2800      	cmp	r0, #0
 800f110:	d171      	bne.n	800f1f6 <_dtoa_r+0x65e>
 800f112:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f116:	4911      	ldr	r1, [pc, #68]	@ (800f15c <_dtoa_r+0x5c4>)
 800f118:	2000      	movs	r0, #0
 800f11a:	f7f1 f8d5 	bl	80002c8 <__aeabi_dsub>
 800f11e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f122:	f7f1 fcfb 	bl	8000b1c <__aeabi_dcmplt>
 800f126:	2800      	cmp	r0, #0
 800f128:	f040 8095 	bne.w	800f256 <_dtoa_r+0x6be>
 800f12c:	42a6      	cmp	r6, r4
 800f12e:	f43f af50 	beq.w	800efd2 <_dtoa_r+0x43a>
 800f132:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f136:	4b0a      	ldr	r3, [pc, #40]	@ (800f160 <_dtoa_r+0x5c8>)
 800f138:	2200      	movs	r2, #0
 800f13a:	f7f1 fa7d 	bl	8000638 <__aeabi_dmul>
 800f13e:	4b08      	ldr	r3, [pc, #32]	@ (800f160 <_dtoa_r+0x5c8>)
 800f140:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f144:	2200      	movs	r2, #0
 800f146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f14a:	f7f1 fa75 	bl	8000638 <__aeabi_dmul>
 800f14e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f152:	e7c4      	b.n	800f0de <_dtoa_r+0x546>
 800f154:	08010b78 	.word	0x08010b78
 800f158:	08010b50 	.word	0x08010b50
 800f15c:	3ff00000 	.word	0x3ff00000
 800f160:	40240000 	.word	0x40240000
 800f164:	401c0000 	.word	0x401c0000
 800f168:	40140000 	.word	0x40140000
 800f16c:	3fe00000 	.word	0x3fe00000
 800f170:	4631      	mov	r1, r6
 800f172:	4628      	mov	r0, r5
 800f174:	f7f1 fa60 	bl	8000638 <__aeabi_dmul>
 800f178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f17c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f17e:	4656      	mov	r6, sl
 800f180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f184:	f7f1 fd08 	bl	8000b98 <__aeabi_d2iz>
 800f188:	4605      	mov	r5, r0
 800f18a:	f7f1 f9eb 	bl	8000564 <__aeabi_i2d>
 800f18e:	4602      	mov	r2, r0
 800f190:	460b      	mov	r3, r1
 800f192:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f196:	f7f1 f897 	bl	80002c8 <__aeabi_dsub>
 800f19a:	3530      	adds	r5, #48	@ 0x30
 800f19c:	f806 5b01 	strb.w	r5, [r6], #1
 800f1a0:	4602      	mov	r2, r0
 800f1a2:	460b      	mov	r3, r1
 800f1a4:	42a6      	cmp	r6, r4
 800f1a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f1aa:	f04f 0200 	mov.w	r2, #0
 800f1ae:	d124      	bne.n	800f1fa <_dtoa_r+0x662>
 800f1b0:	4bac      	ldr	r3, [pc, #688]	@ (800f464 <_dtoa_r+0x8cc>)
 800f1b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f1b6:	f7f1 f889 	bl	80002cc <__adddf3>
 800f1ba:	4602      	mov	r2, r0
 800f1bc:	460b      	mov	r3, r1
 800f1be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1c2:	f7f1 fcc9 	bl	8000b58 <__aeabi_dcmpgt>
 800f1c6:	2800      	cmp	r0, #0
 800f1c8:	d145      	bne.n	800f256 <_dtoa_r+0x6be>
 800f1ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f1ce:	49a5      	ldr	r1, [pc, #660]	@ (800f464 <_dtoa_r+0x8cc>)
 800f1d0:	2000      	movs	r0, #0
 800f1d2:	f7f1 f879 	bl	80002c8 <__aeabi_dsub>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	460b      	mov	r3, r1
 800f1da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1de:	f7f1 fc9d 	bl	8000b1c <__aeabi_dcmplt>
 800f1e2:	2800      	cmp	r0, #0
 800f1e4:	f43f aef5 	beq.w	800efd2 <_dtoa_r+0x43a>
 800f1e8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f1ea:	1e73      	subs	r3, r6, #1
 800f1ec:	9315      	str	r3, [sp, #84]	@ 0x54
 800f1ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f1f2:	2b30      	cmp	r3, #48	@ 0x30
 800f1f4:	d0f8      	beq.n	800f1e8 <_dtoa_r+0x650>
 800f1f6:	9f04      	ldr	r7, [sp, #16]
 800f1f8:	e73e      	b.n	800f078 <_dtoa_r+0x4e0>
 800f1fa:	4b9b      	ldr	r3, [pc, #620]	@ (800f468 <_dtoa_r+0x8d0>)
 800f1fc:	f7f1 fa1c 	bl	8000638 <__aeabi_dmul>
 800f200:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f204:	e7bc      	b.n	800f180 <_dtoa_r+0x5e8>
 800f206:	d10c      	bne.n	800f222 <_dtoa_r+0x68a>
 800f208:	4b98      	ldr	r3, [pc, #608]	@ (800f46c <_dtoa_r+0x8d4>)
 800f20a:	2200      	movs	r2, #0
 800f20c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f210:	f7f1 fa12 	bl	8000638 <__aeabi_dmul>
 800f214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f218:	f7f1 fc94 	bl	8000b44 <__aeabi_dcmpge>
 800f21c:	2800      	cmp	r0, #0
 800f21e:	f000 8157 	beq.w	800f4d0 <_dtoa_r+0x938>
 800f222:	2400      	movs	r4, #0
 800f224:	4625      	mov	r5, r4
 800f226:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f228:	43db      	mvns	r3, r3
 800f22a:	9304      	str	r3, [sp, #16]
 800f22c:	4656      	mov	r6, sl
 800f22e:	2700      	movs	r7, #0
 800f230:	4621      	mov	r1, r4
 800f232:	4658      	mov	r0, fp
 800f234:	f000 fbb4 	bl	800f9a0 <_Bfree>
 800f238:	2d00      	cmp	r5, #0
 800f23a:	d0dc      	beq.n	800f1f6 <_dtoa_r+0x65e>
 800f23c:	b12f      	cbz	r7, 800f24a <_dtoa_r+0x6b2>
 800f23e:	42af      	cmp	r7, r5
 800f240:	d003      	beq.n	800f24a <_dtoa_r+0x6b2>
 800f242:	4639      	mov	r1, r7
 800f244:	4658      	mov	r0, fp
 800f246:	f000 fbab 	bl	800f9a0 <_Bfree>
 800f24a:	4629      	mov	r1, r5
 800f24c:	4658      	mov	r0, fp
 800f24e:	f000 fba7 	bl	800f9a0 <_Bfree>
 800f252:	e7d0      	b.n	800f1f6 <_dtoa_r+0x65e>
 800f254:	9704      	str	r7, [sp, #16]
 800f256:	4633      	mov	r3, r6
 800f258:	461e      	mov	r6, r3
 800f25a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f25e:	2a39      	cmp	r2, #57	@ 0x39
 800f260:	d107      	bne.n	800f272 <_dtoa_r+0x6da>
 800f262:	459a      	cmp	sl, r3
 800f264:	d1f8      	bne.n	800f258 <_dtoa_r+0x6c0>
 800f266:	9a04      	ldr	r2, [sp, #16]
 800f268:	3201      	adds	r2, #1
 800f26a:	9204      	str	r2, [sp, #16]
 800f26c:	2230      	movs	r2, #48	@ 0x30
 800f26e:	f88a 2000 	strb.w	r2, [sl]
 800f272:	781a      	ldrb	r2, [r3, #0]
 800f274:	3201      	adds	r2, #1
 800f276:	701a      	strb	r2, [r3, #0]
 800f278:	e7bd      	b.n	800f1f6 <_dtoa_r+0x65e>
 800f27a:	4b7b      	ldr	r3, [pc, #492]	@ (800f468 <_dtoa_r+0x8d0>)
 800f27c:	2200      	movs	r2, #0
 800f27e:	f7f1 f9db 	bl	8000638 <__aeabi_dmul>
 800f282:	2200      	movs	r2, #0
 800f284:	2300      	movs	r3, #0
 800f286:	4604      	mov	r4, r0
 800f288:	460d      	mov	r5, r1
 800f28a:	f7f1 fc3d 	bl	8000b08 <__aeabi_dcmpeq>
 800f28e:	2800      	cmp	r0, #0
 800f290:	f43f aebb 	beq.w	800f00a <_dtoa_r+0x472>
 800f294:	e6f0      	b.n	800f078 <_dtoa_r+0x4e0>
 800f296:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f298:	2a00      	cmp	r2, #0
 800f29a:	f000 80db 	beq.w	800f454 <_dtoa_r+0x8bc>
 800f29e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2a0:	2a01      	cmp	r2, #1
 800f2a2:	f300 80bf 	bgt.w	800f424 <_dtoa_r+0x88c>
 800f2a6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f2a8:	2a00      	cmp	r2, #0
 800f2aa:	f000 80b7 	beq.w	800f41c <_dtoa_r+0x884>
 800f2ae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f2b2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f2b4:	4646      	mov	r6, r8
 800f2b6:	9a08      	ldr	r2, [sp, #32]
 800f2b8:	2101      	movs	r1, #1
 800f2ba:	441a      	add	r2, r3
 800f2bc:	4658      	mov	r0, fp
 800f2be:	4498      	add	r8, r3
 800f2c0:	9208      	str	r2, [sp, #32]
 800f2c2:	f000 fc21 	bl	800fb08 <__i2b>
 800f2c6:	4605      	mov	r5, r0
 800f2c8:	b15e      	cbz	r6, 800f2e2 <_dtoa_r+0x74a>
 800f2ca:	9b08      	ldr	r3, [sp, #32]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	dd08      	ble.n	800f2e2 <_dtoa_r+0x74a>
 800f2d0:	42b3      	cmp	r3, r6
 800f2d2:	9a08      	ldr	r2, [sp, #32]
 800f2d4:	bfa8      	it	ge
 800f2d6:	4633      	movge	r3, r6
 800f2d8:	eba8 0803 	sub.w	r8, r8, r3
 800f2dc:	1af6      	subs	r6, r6, r3
 800f2de:	1ad3      	subs	r3, r2, r3
 800f2e0:	9308      	str	r3, [sp, #32]
 800f2e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2e4:	b1f3      	cbz	r3, 800f324 <_dtoa_r+0x78c>
 800f2e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	f000 80b7 	beq.w	800f45c <_dtoa_r+0x8c4>
 800f2ee:	b18c      	cbz	r4, 800f314 <_dtoa_r+0x77c>
 800f2f0:	4629      	mov	r1, r5
 800f2f2:	4622      	mov	r2, r4
 800f2f4:	4658      	mov	r0, fp
 800f2f6:	f000 fcc7 	bl	800fc88 <__pow5mult>
 800f2fa:	464a      	mov	r2, r9
 800f2fc:	4601      	mov	r1, r0
 800f2fe:	4605      	mov	r5, r0
 800f300:	4658      	mov	r0, fp
 800f302:	f000 fc17 	bl	800fb34 <__multiply>
 800f306:	4649      	mov	r1, r9
 800f308:	9004      	str	r0, [sp, #16]
 800f30a:	4658      	mov	r0, fp
 800f30c:	f000 fb48 	bl	800f9a0 <_Bfree>
 800f310:	9b04      	ldr	r3, [sp, #16]
 800f312:	4699      	mov	r9, r3
 800f314:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f316:	1b1a      	subs	r2, r3, r4
 800f318:	d004      	beq.n	800f324 <_dtoa_r+0x78c>
 800f31a:	4649      	mov	r1, r9
 800f31c:	4658      	mov	r0, fp
 800f31e:	f000 fcb3 	bl	800fc88 <__pow5mult>
 800f322:	4681      	mov	r9, r0
 800f324:	2101      	movs	r1, #1
 800f326:	4658      	mov	r0, fp
 800f328:	f000 fbee 	bl	800fb08 <__i2b>
 800f32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f32e:	4604      	mov	r4, r0
 800f330:	2b00      	cmp	r3, #0
 800f332:	f000 81cf 	beq.w	800f6d4 <_dtoa_r+0xb3c>
 800f336:	461a      	mov	r2, r3
 800f338:	4601      	mov	r1, r0
 800f33a:	4658      	mov	r0, fp
 800f33c:	f000 fca4 	bl	800fc88 <__pow5mult>
 800f340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f342:	2b01      	cmp	r3, #1
 800f344:	4604      	mov	r4, r0
 800f346:	f300 8095 	bgt.w	800f474 <_dtoa_r+0x8dc>
 800f34a:	9b02      	ldr	r3, [sp, #8]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f040 8087 	bne.w	800f460 <_dtoa_r+0x8c8>
 800f352:	9b03      	ldr	r3, [sp, #12]
 800f354:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f358:	2b00      	cmp	r3, #0
 800f35a:	f040 8089 	bne.w	800f470 <_dtoa_r+0x8d8>
 800f35e:	9b03      	ldr	r3, [sp, #12]
 800f360:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f364:	0d1b      	lsrs	r3, r3, #20
 800f366:	051b      	lsls	r3, r3, #20
 800f368:	b12b      	cbz	r3, 800f376 <_dtoa_r+0x7de>
 800f36a:	9b08      	ldr	r3, [sp, #32]
 800f36c:	3301      	adds	r3, #1
 800f36e:	9308      	str	r3, [sp, #32]
 800f370:	f108 0801 	add.w	r8, r8, #1
 800f374:	2301      	movs	r3, #1
 800f376:	930a      	str	r3, [sp, #40]	@ 0x28
 800f378:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f000 81b0 	beq.w	800f6e0 <_dtoa_r+0xb48>
 800f380:	6923      	ldr	r3, [r4, #16]
 800f382:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f386:	6918      	ldr	r0, [r3, #16]
 800f388:	f000 fb72 	bl	800fa70 <__hi0bits>
 800f38c:	f1c0 0020 	rsb	r0, r0, #32
 800f390:	9b08      	ldr	r3, [sp, #32]
 800f392:	4418      	add	r0, r3
 800f394:	f010 001f 	ands.w	r0, r0, #31
 800f398:	d077      	beq.n	800f48a <_dtoa_r+0x8f2>
 800f39a:	f1c0 0320 	rsb	r3, r0, #32
 800f39e:	2b04      	cmp	r3, #4
 800f3a0:	dd6b      	ble.n	800f47a <_dtoa_r+0x8e2>
 800f3a2:	9b08      	ldr	r3, [sp, #32]
 800f3a4:	f1c0 001c 	rsb	r0, r0, #28
 800f3a8:	4403      	add	r3, r0
 800f3aa:	4480      	add	r8, r0
 800f3ac:	4406      	add	r6, r0
 800f3ae:	9308      	str	r3, [sp, #32]
 800f3b0:	f1b8 0f00 	cmp.w	r8, #0
 800f3b4:	dd05      	ble.n	800f3c2 <_dtoa_r+0x82a>
 800f3b6:	4649      	mov	r1, r9
 800f3b8:	4642      	mov	r2, r8
 800f3ba:	4658      	mov	r0, fp
 800f3bc:	f000 fcbe 	bl	800fd3c <__lshift>
 800f3c0:	4681      	mov	r9, r0
 800f3c2:	9b08      	ldr	r3, [sp, #32]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	dd05      	ble.n	800f3d4 <_dtoa_r+0x83c>
 800f3c8:	4621      	mov	r1, r4
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	4658      	mov	r0, fp
 800f3ce:	f000 fcb5 	bl	800fd3c <__lshift>
 800f3d2:	4604      	mov	r4, r0
 800f3d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d059      	beq.n	800f48e <_dtoa_r+0x8f6>
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4648      	mov	r0, r9
 800f3de:	f000 fd19 	bl	800fe14 <__mcmp>
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	da53      	bge.n	800f48e <_dtoa_r+0x8f6>
 800f3e6:	1e7b      	subs	r3, r7, #1
 800f3e8:	9304      	str	r3, [sp, #16]
 800f3ea:	4649      	mov	r1, r9
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	220a      	movs	r2, #10
 800f3f0:	4658      	mov	r0, fp
 800f3f2:	f000 faf7 	bl	800f9e4 <__multadd>
 800f3f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f3f8:	4681      	mov	r9, r0
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	f000 8172 	beq.w	800f6e4 <_dtoa_r+0xb4c>
 800f400:	2300      	movs	r3, #0
 800f402:	4629      	mov	r1, r5
 800f404:	220a      	movs	r2, #10
 800f406:	4658      	mov	r0, fp
 800f408:	f000 faec 	bl	800f9e4 <__multadd>
 800f40c:	9b00      	ldr	r3, [sp, #0]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	4605      	mov	r5, r0
 800f412:	dc67      	bgt.n	800f4e4 <_dtoa_r+0x94c>
 800f414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f416:	2b02      	cmp	r3, #2
 800f418:	dc41      	bgt.n	800f49e <_dtoa_r+0x906>
 800f41a:	e063      	b.n	800f4e4 <_dtoa_r+0x94c>
 800f41c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f41e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f422:	e746      	b.n	800f2b2 <_dtoa_r+0x71a>
 800f424:	9b07      	ldr	r3, [sp, #28]
 800f426:	1e5c      	subs	r4, r3, #1
 800f428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f42a:	42a3      	cmp	r3, r4
 800f42c:	bfbf      	itttt	lt
 800f42e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f430:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f432:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f434:	1ae3      	sublt	r3, r4, r3
 800f436:	bfb4      	ite	lt
 800f438:	18d2      	addlt	r2, r2, r3
 800f43a:	1b1c      	subge	r4, r3, r4
 800f43c:	9b07      	ldr	r3, [sp, #28]
 800f43e:	bfbc      	itt	lt
 800f440:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f442:	2400      	movlt	r4, #0
 800f444:	2b00      	cmp	r3, #0
 800f446:	bfb5      	itete	lt
 800f448:	eba8 0603 	sublt.w	r6, r8, r3
 800f44c:	9b07      	ldrge	r3, [sp, #28]
 800f44e:	2300      	movlt	r3, #0
 800f450:	4646      	movge	r6, r8
 800f452:	e730      	b.n	800f2b6 <_dtoa_r+0x71e>
 800f454:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f456:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f458:	4646      	mov	r6, r8
 800f45a:	e735      	b.n	800f2c8 <_dtoa_r+0x730>
 800f45c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f45e:	e75c      	b.n	800f31a <_dtoa_r+0x782>
 800f460:	2300      	movs	r3, #0
 800f462:	e788      	b.n	800f376 <_dtoa_r+0x7de>
 800f464:	3fe00000 	.word	0x3fe00000
 800f468:	40240000 	.word	0x40240000
 800f46c:	40140000 	.word	0x40140000
 800f470:	9b02      	ldr	r3, [sp, #8]
 800f472:	e780      	b.n	800f376 <_dtoa_r+0x7de>
 800f474:	2300      	movs	r3, #0
 800f476:	930a      	str	r3, [sp, #40]	@ 0x28
 800f478:	e782      	b.n	800f380 <_dtoa_r+0x7e8>
 800f47a:	d099      	beq.n	800f3b0 <_dtoa_r+0x818>
 800f47c:	9a08      	ldr	r2, [sp, #32]
 800f47e:	331c      	adds	r3, #28
 800f480:	441a      	add	r2, r3
 800f482:	4498      	add	r8, r3
 800f484:	441e      	add	r6, r3
 800f486:	9208      	str	r2, [sp, #32]
 800f488:	e792      	b.n	800f3b0 <_dtoa_r+0x818>
 800f48a:	4603      	mov	r3, r0
 800f48c:	e7f6      	b.n	800f47c <_dtoa_r+0x8e4>
 800f48e:	9b07      	ldr	r3, [sp, #28]
 800f490:	9704      	str	r7, [sp, #16]
 800f492:	2b00      	cmp	r3, #0
 800f494:	dc20      	bgt.n	800f4d8 <_dtoa_r+0x940>
 800f496:	9300      	str	r3, [sp, #0]
 800f498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f49a:	2b02      	cmp	r3, #2
 800f49c:	dd1e      	ble.n	800f4dc <_dtoa_r+0x944>
 800f49e:	9b00      	ldr	r3, [sp, #0]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	f47f aec0 	bne.w	800f226 <_dtoa_r+0x68e>
 800f4a6:	4621      	mov	r1, r4
 800f4a8:	2205      	movs	r2, #5
 800f4aa:	4658      	mov	r0, fp
 800f4ac:	f000 fa9a 	bl	800f9e4 <__multadd>
 800f4b0:	4601      	mov	r1, r0
 800f4b2:	4604      	mov	r4, r0
 800f4b4:	4648      	mov	r0, r9
 800f4b6:	f000 fcad 	bl	800fe14 <__mcmp>
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	f77f aeb3 	ble.w	800f226 <_dtoa_r+0x68e>
 800f4c0:	4656      	mov	r6, sl
 800f4c2:	2331      	movs	r3, #49	@ 0x31
 800f4c4:	f806 3b01 	strb.w	r3, [r6], #1
 800f4c8:	9b04      	ldr	r3, [sp, #16]
 800f4ca:	3301      	adds	r3, #1
 800f4cc:	9304      	str	r3, [sp, #16]
 800f4ce:	e6ae      	b.n	800f22e <_dtoa_r+0x696>
 800f4d0:	9c07      	ldr	r4, [sp, #28]
 800f4d2:	9704      	str	r7, [sp, #16]
 800f4d4:	4625      	mov	r5, r4
 800f4d6:	e7f3      	b.n	800f4c0 <_dtoa_r+0x928>
 800f4d8:	9b07      	ldr	r3, [sp, #28]
 800f4da:	9300      	str	r3, [sp, #0]
 800f4dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f000 8104 	beq.w	800f6ec <_dtoa_r+0xb54>
 800f4e4:	2e00      	cmp	r6, #0
 800f4e6:	dd05      	ble.n	800f4f4 <_dtoa_r+0x95c>
 800f4e8:	4629      	mov	r1, r5
 800f4ea:	4632      	mov	r2, r6
 800f4ec:	4658      	mov	r0, fp
 800f4ee:	f000 fc25 	bl	800fd3c <__lshift>
 800f4f2:	4605      	mov	r5, r0
 800f4f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d05a      	beq.n	800f5b0 <_dtoa_r+0xa18>
 800f4fa:	6869      	ldr	r1, [r5, #4]
 800f4fc:	4658      	mov	r0, fp
 800f4fe:	f000 fa0f 	bl	800f920 <_Balloc>
 800f502:	4606      	mov	r6, r0
 800f504:	b928      	cbnz	r0, 800f512 <_dtoa_r+0x97a>
 800f506:	4b84      	ldr	r3, [pc, #528]	@ (800f718 <_dtoa_r+0xb80>)
 800f508:	4602      	mov	r2, r0
 800f50a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f50e:	f7ff bb5a 	b.w	800ebc6 <_dtoa_r+0x2e>
 800f512:	692a      	ldr	r2, [r5, #16]
 800f514:	3202      	adds	r2, #2
 800f516:	0092      	lsls	r2, r2, #2
 800f518:	f105 010c 	add.w	r1, r5, #12
 800f51c:	300c      	adds	r0, #12
 800f51e:	f001 f803 	bl	8010528 <memcpy>
 800f522:	2201      	movs	r2, #1
 800f524:	4631      	mov	r1, r6
 800f526:	4658      	mov	r0, fp
 800f528:	f000 fc08 	bl	800fd3c <__lshift>
 800f52c:	f10a 0301 	add.w	r3, sl, #1
 800f530:	9307      	str	r3, [sp, #28]
 800f532:	9b00      	ldr	r3, [sp, #0]
 800f534:	4453      	add	r3, sl
 800f536:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f538:	9b02      	ldr	r3, [sp, #8]
 800f53a:	f003 0301 	and.w	r3, r3, #1
 800f53e:	462f      	mov	r7, r5
 800f540:	930a      	str	r3, [sp, #40]	@ 0x28
 800f542:	4605      	mov	r5, r0
 800f544:	9b07      	ldr	r3, [sp, #28]
 800f546:	4621      	mov	r1, r4
 800f548:	3b01      	subs	r3, #1
 800f54a:	4648      	mov	r0, r9
 800f54c:	9300      	str	r3, [sp, #0]
 800f54e:	f7ff fa9a 	bl	800ea86 <quorem>
 800f552:	4639      	mov	r1, r7
 800f554:	9002      	str	r0, [sp, #8]
 800f556:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f55a:	4648      	mov	r0, r9
 800f55c:	f000 fc5a 	bl	800fe14 <__mcmp>
 800f560:	462a      	mov	r2, r5
 800f562:	9008      	str	r0, [sp, #32]
 800f564:	4621      	mov	r1, r4
 800f566:	4658      	mov	r0, fp
 800f568:	f000 fc70 	bl	800fe4c <__mdiff>
 800f56c:	68c2      	ldr	r2, [r0, #12]
 800f56e:	4606      	mov	r6, r0
 800f570:	bb02      	cbnz	r2, 800f5b4 <_dtoa_r+0xa1c>
 800f572:	4601      	mov	r1, r0
 800f574:	4648      	mov	r0, r9
 800f576:	f000 fc4d 	bl	800fe14 <__mcmp>
 800f57a:	4602      	mov	r2, r0
 800f57c:	4631      	mov	r1, r6
 800f57e:	4658      	mov	r0, fp
 800f580:	920e      	str	r2, [sp, #56]	@ 0x38
 800f582:	f000 fa0d 	bl	800f9a0 <_Bfree>
 800f586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f588:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f58a:	9e07      	ldr	r6, [sp, #28]
 800f58c:	ea43 0102 	orr.w	r1, r3, r2
 800f590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f592:	4319      	orrs	r1, r3
 800f594:	d110      	bne.n	800f5b8 <_dtoa_r+0xa20>
 800f596:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f59a:	d029      	beq.n	800f5f0 <_dtoa_r+0xa58>
 800f59c:	9b08      	ldr	r3, [sp, #32]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	dd02      	ble.n	800f5a8 <_dtoa_r+0xa10>
 800f5a2:	9b02      	ldr	r3, [sp, #8]
 800f5a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f5a8:	9b00      	ldr	r3, [sp, #0]
 800f5aa:	f883 8000 	strb.w	r8, [r3]
 800f5ae:	e63f      	b.n	800f230 <_dtoa_r+0x698>
 800f5b0:	4628      	mov	r0, r5
 800f5b2:	e7bb      	b.n	800f52c <_dtoa_r+0x994>
 800f5b4:	2201      	movs	r2, #1
 800f5b6:	e7e1      	b.n	800f57c <_dtoa_r+0x9e4>
 800f5b8:	9b08      	ldr	r3, [sp, #32]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	db04      	blt.n	800f5c8 <_dtoa_r+0xa30>
 800f5be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f5c0:	430b      	orrs	r3, r1
 800f5c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f5c4:	430b      	orrs	r3, r1
 800f5c6:	d120      	bne.n	800f60a <_dtoa_r+0xa72>
 800f5c8:	2a00      	cmp	r2, #0
 800f5ca:	dded      	ble.n	800f5a8 <_dtoa_r+0xa10>
 800f5cc:	4649      	mov	r1, r9
 800f5ce:	2201      	movs	r2, #1
 800f5d0:	4658      	mov	r0, fp
 800f5d2:	f000 fbb3 	bl	800fd3c <__lshift>
 800f5d6:	4621      	mov	r1, r4
 800f5d8:	4681      	mov	r9, r0
 800f5da:	f000 fc1b 	bl	800fe14 <__mcmp>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	dc03      	bgt.n	800f5ea <_dtoa_r+0xa52>
 800f5e2:	d1e1      	bne.n	800f5a8 <_dtoa_r+0xa10>
 800f5e4:	f018 0f01 	tst.w	r8, #1
 800f5e8:	d0de      	beq.n	800f5a8 <_dtoa_r+0xa10>
 800f5ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f5ee:	d1d8      	bne.n	800f5a2 <_dtoa_r+0xa0a>
 800f5f0:	9a00      	ldr	r2, [sp, #0]
 800f5f2:	2339      	movs	r3, #57	@ 0x39
 800f5f4:	7013      	strb	r3, [r2, #0]
 800f5f6:	4633      	mov	r3, r6
 800f5f8:	461e      	mov	r6, r3
 800f5fa:	3b01      	subs	r3, #1
 800f5fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f600:	2a39      	cmp	r2, #57	@ 0x39
 800f602:	d052      	beq.n	800f6aa <_dtoa_r+0xb12>
 800f604:	3201      	adds	r2, #1
 800f606:	701a      	strb	r2, [r3, #0]
 800f608:	e612      	b.n	800f230 <_dtoa_r+0x698>
 800f60a:	2a00      	cmp	r2, #0
 800f60c:	dd07      	ble.n	800f61e <_dtoa_r+0xa86>
 800f60e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f612:	d0ed      	beq.n	800f5f0 <_dtoa_r+0xa58>
 800f614:	9a00      	ldr	r2, [sp, #0]
 800f616:	f108 0301 	add.w	r3, r8, #1
 800f61a:	7013      	strb	r3, [r2, #0]
 800f61c:	e608      	b.n	800f230 <_dtoa_r+0x698>
 800f61e:	9b07      	ldr	r3, [sp, #28]
 800f620:	9a07      	ldr	r2, [sp, #28]
 800f622:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f626:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f628:	4293      	cmp	r3, r2
 800f62a:	d028      	beq.n	800f67e <_dtoa_r+0xae6>
 800f62c:	4649      	mov	r1, r9
 800f62e:	2300      	movs	r3, #0
 800f630:	220a      	movs	r2, #10
 800f632:	4658      	mov	r0, fp
 800f634:	f000 f9d6 	bl	800f9e4 <__multadd>
 800f638:	42af      	cmp	r7, r5
 800f63a:	4681      	mov	r9, r0
 800f63c:	f04f 0300 	mov.w	r3, #0
 800f640:	f04f 020a 	mov.w	r2, #10
 800f644:	4639      	mov	r1, r7
 800f646:	4658      	mov	r0, fp
 800f648:	d107      	bne.n	800f65a <_dtoa_r+0xac2>
 800f64a:	f000 f9cb 	bl	800f9e4 <__multadd>
 800f64e:	4607      	mov	r7, r0
 800f650:	4605      	mov	r5, r0
 800f652:	9b07      	ldr	r3, [sp, #28]
 800f654:	3301      	adds	r3, #1
 800f656:	9307      	str	r3, [sp, #28]
 800f658:	e774      	b.n	800f544 <_dtoa_r+0x9ac>
 800f65a:	f000 f9c3 	bl	800f9e4 <__multadd>
 800f65e:	4629      	mov	r1, r5
 800f660:	4607      	mov	r7, r0
 800f662:	2300      	movs	r3, #0
 800f664:	220a      	movs	r2, #10
 800f666:	4658      	mov	r0, fp
 800f668:	f000 f9bc 	bl	800f9e4 <__multadd>
 800f66c:	4605      	mov	r5, r0
 800f66e:	e7f0      	b.n	800f652 <_dtoa_r+0xaba>
 800f670:	9b00      	ldr	r3, [sp, #0]
 800f672:	2b00      	cmp	r3, #0
 800f674:	bfcc      	ite	gt
 800f676:	461e      	movgt	r6, r3
 800f678:	2601      	movle	r6, #1
 800f67a:	4456      	add	r6, sl
 800f67c:	2700      	movs	r7, #0
 800f67e:	4649      	mov	r1, r9
 800f680:	2201      	movs	r2, #1
 800f682:	4658      	mov	r0, fp
 800f684:	f000 fb5a 	bl	800fd3c <__lshift>
 800f688:	4621      	mov	r1, r4
 800f68a:	4681      	mov	r9, r0
 800f68c:	f000 fbc2 	bl	800fe14 <__mcmp>
 800f690:	2800      	cmp	r0, #0
 800f692:	dcb0      	bgt.n	800f5f6 <_dtoa_r+0xa5e>
 800f694:	d102      	bne.n	800f69c <_dtoa_r+0xb04>
 800f696:	f018 0f01 	tst.w	r8, #1
 800f69a:	d1ac      	bne.n	800f5f6 <_dtoa_r+0xa5e>
 800f69c:	4633      	mov	r3, r6
 800f69e:	461e      	mov	r6, r3
 800f6a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6a4:	2a30      	cmp	r2, #48	@ 0x30
 800f6a6:	d0fa      	beq.n	800f69e <_dtoa_r+0xb06>
 800f6a8:	e5c2      	b.n	800f230 <_dtoa_r+0x698>
 800f6aa:	459a      	cmp	sl, r3
 800f6ac:	d1a4      	bne.n	800f5f8 <_dtoa_r+0xa60>
 800f6ae:	9b04      	ldr	r3, [sp, #16]
 800f6b0:	3301      	adds	r3, #1
 800f6b2:	9304      	str	r3, [sp, #16]
 800f6b4:	2331      	movs	r3, #49	@ 0x31
 800f6b6:	f88a 3000 	strb.w	r3, [sl]
 800f6ba:	e5b9      	b.n	800f230 <_dtoa_r+0x698>
 800f6bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f6be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f71c <_dtoa_r+0xb84>
 800f6c2:	b11b      	cbz	r3, 800f6cc <_dtoa_r+0xb34>
 800f6c4:	f10a 0308 	add.w	r3, sl, #8
 800f6c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f6ca:	6013      	str	r3, [r2, #0]
 800f6cc:	4650      	mov	r0, sl
 800f6ce:	b019      	add	sp, #100	@ 0x64
 800f6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6d6:	2b01      	cmp	r3, #1
 800f6d8:	f77f ae37 	ble.w	800f34a <_dtoa_r+0x7b2>
 800f6dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6de:	930a      	str	r3, [sp, #40]	@ 0x28
 800f6e0:	2001      	movs	r0, #1
 800f6e2:	e655      	b.n	800f390 <_dtoa_r+0x7f8>
 800f6e4:	9b00      	ldr	r3, [sp, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	f77f aed6 	ble.w	800f498 <_dtoa_r+0x900>
 800f6ec:	4656      	mov	r6, sl
 800f6ee:	4621      	mov	r1, r4
 800f6f0:	4648      	mov	r0, r9
 800f6f2:	f7ff f9c8 	bl	800ea86 <quorem>
 800f6f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f6fa:	f806 8b01 	strb.w	r8, [r6], #1
 800f6fe:	9b00      	ldr	r3, [sp, #0]
 800f700:	eba6 020a 	sub.w	r2, r6, sl
 800f704:	4293      	cmp	r3, r2
 800f706:	ddb3      	ble.n	800f670 <_dtoa_r+0xad8>
 800f708:	4649      	mov	r1, r9
 800f70a:	2300      	movs	r3, #0
 800f70c:	220a      	movs	r2, #10
 800f70e:	4658      	mov	r0, fp
 800f710:	f000 f968 	bl	800f9e4 <__multadd>
 800f714:	4681      	mov	r9, r0
 800f716:	e7ea      	b.n	800f6ee <_dtoa_r+0xb56>
 800f718:	08010ada 	.word	0x08010ada
 800f71c:	08010a5e 	.word	0x08010a5e

0800f720 <_free_r>:
 800f720:	b538      	push	{r3, r4, r5, lr}
 800f722:	4605      	mov	r5, r0
 800f724:	2900      	cmp	r1, #0
 800f726:	d041      	beq.n	800f7ac <_free_r+0x8c>
 800f728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f72c:	1f0c      	subs	r4, r1, #4
 800f72e:	2b00      	cmp	r3, #0
 800f730:	bfb8      	it	lt
 800f732:	18e4      	addlt	r4, r4, r3
 800f734:	f000 f8e8 	bl	800f908 <__malloc_lock>
 800f738:	4a1d      	ldr	r2, [pc, #116]	@ (800f7b0 <_free_r+0x90>)
 800f73a:	6813      	ldr	r3, [r2, #0]
 800f73c:	b933      	cbnz	r3, 800f74c <_free_r+0x2c>
 800f73e:	6063      	str	r3, [r4, #4]
 800f740:	6014      	str	r4, [r2, #0]
 800f742:	4628      	mov	r0, r5
 800f744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f748:	f000 b8e4 	b.w	800f914 <__malloc_unlock>
 800f74c:	42a3      	cmp	r3, r4
 800f74e:	d908      	bls.n	800f762 <_free_r+0x42>
 800f750:	6820      	ldr	r0, [r4, #0]
 800f752:	1821      	adds	r1, r4, r0
 800f754:	428b      	cmp	r3, r1
 800f756:	bf01      	itttt	eq
 800f758:	6819      	ldreq	r1, [r3, #0]
 800f75a:	685b      	ldreq	r3, [r3, #4]
 800f75c:	1809      	addeq	r1, r1, r0
 800f75e:	6021      	streq	r1, [r4, #0]
 800f760:	e7ed      	b.n	800f73e <_free_r+0x1e>
 800f762:	461a      	mov	r2, r3
 800f764:	685b      	ldr	r3, [r3, #4]
 800f766:	b10b      	cbz	r3, 800f76c <_free_r+0x4c>
 800f768:	42a3      	cmp	r3, r4
 800f76a:	d9fa      	bls.n	800f762 <_free_r+0x42>
 800f76c:	6811      	ldr	r1, [r2, #0]
 800f76e:	1850      	adds	r0, r2, r1
 800f770:	42a0      	cmp	r0, r4
 800f772:	d10b      	bne.n	800f78c <_free_r+0x6c>
 800f774:	6820      	ldr	r0, [r4, #0]
 800f776:	4401      	add	r1, r0
 800f778:	1850      	adds	r0, r2, r1
 800f77a:	4283      	cmp	r3, r0
 800f77c:	6011      	str	r1, [r2, #0]
 800f77e:	d1e0      	bne.n	800f742 <_free_r+0x22>
 800f780:	6818      	ldr	r0, [r3, #0]
 800f782:	685b      	ldr	r3, [r3, #4]
 800f784:	6053      	str	r3, [r2, #4]
 800f786:	4408      	add	r0, r1
 800f788:	6010      	str	r0, [r2, #0]
 800f78a:	e7da      	b.n	800f742 <_free_r+0x22>
 800f78c:	d902      	bls.n	800f794 <_free_r+0x74>
 800f78e:	230c      	movs	r3, #12
 800f790:	602b      	str	r3, [r5, #0]
 800f792:	e7d6      	b.n	800f742 <_free_r+0x22>
 800f794:	6820      	ldr	r0, [r4, #0]
 800f796:	1821      	adds	r1, r4, r0
 800f798:	428b      	cmp	r3, r1
 800f79a:	bf04      	itt	eq
 800f79c:	6819      	ldreq	r1, [r3, #0]
 800f79e:	685b      	ldreq	r3, [r3, #4]
 800f7a0:	6063      	str	r3, [r4, #4]
 800f7a2:	bf04      	itt	eq
 800f7a4:	1809      	addeq	r1, r1, r0
 800f7a6:	6021      	streq	r1, [r4, #0]
 800f7a8:	6054      	str	r4, [r2, #4]
 800f7aa:	e7ca      	b.n	800f742 <_free_r+0x22>
 800f7ac:	bd38      	pop	{r3, r4, r5, pc}
 800f7ae:	bf00      	nop
 800f7b0:	20005770 	.word	0x20005770

0800f7b4 <malloc>:
 800f7b4:	4b02      	ldr	r3, [pc, #8]	@ (800f7c0 <malloc+0xc>)
 800f7b6:	4601      	mov	r1, r0
 800f7b8:	6818      	ldr	r0, [r3, #0]
 800f7ba:	f000 b825 	b.w	800f808 <_malloc_r>
 800f7be:	bf00      	nop
 800f7c0:	20000058 	.word	0x20000058

0800f7c4 <sbrk_aligned>:
 800f7c4:	b570      	push	{r4, r5, r6, lr}
 800f7c6:	4e0f      	ldr	r6, [pc, #60]	@ (800f804 <sbrk_aligned+0x40>)
 800f7c8:	460c      	mov	r4, r1
 800f7ca:	6831      	ldr	r1, [r6, #0]
 800f7cc:	4605      	mov	r5, r0
 800f7ce:	b911      	cbnz	r1, 800f7d6 <sbrk_aligned+0x12>
 800f7d0:	f000 fe9a 	bl	8010508 <_sbrk_r>
 800f7d4:	6030      	str	r0, [r6, #0]
 800f7d6:	4621      	mov	r1, r4
 800f7d8:	4628      	mov	r0, r5
 800f7da:	f000 fe95 	bl	8010508 <_sbrk_r>
 800f7de:	1c43      	adds	r3, r0, #1
 800f7e0:	d103      	bne.n	800f7ea <sbrk_aligned+0x26>
 800f7e2:	f04f 34ff 	mov.w	r4, #4294967295
 800f7e6:	4620      	mov	r0, r4
 800f7e8:	bd70      	pop	{r4, r5, r6, pc}
 800f7ea:	1cc4      	adds	r4, r0, #3
 800f7ec:	f024 0403 	bic.w	r4, r4, #3
 800f7f0:	42a0      	cmp	r0, r4
 800f7f2:	d0f8      	beq.n	800f7e6 <sbrk_aligned+0x22>
 800f7f4:	1a21      	subs	r1, r4, r0
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	f000 fe86 	bl	8010508 <_sbrk_r>
 800f7fc:	3001      	adds	r0, #1
 800f7fe:	d1f2      	bne.n	800f7e6 <sbrk_aligned+0x22>
 800f800:	e7ef      	b.n	800f7e2 <sbrk_aligned+0x1e>
 800f802:	bf00      	nop
 800f804:	2000576c 	.word	0x2000576c

0800f808 <_malloc_r>:
 800f808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f80c:	1ccd      	adds	r5, r1, #3
 800f80e:	f025 0503 	bic.w	r5, r5, #3
 800f812:	3508      	adds	r5, #8
 800f814:	2d0c      	cmp	r5, #12
 800f816:	bf38      	it	cc
 800f818:	250c      	movcc	r5, #12
 800f81a:	2d00      	cmp	r5, #0
 800f81c:	4606      	mov	r6, r0
 800f81e:	db01      	blt.n	800f824 <_malloc_r+0x1c>
 800f820:	42a9      	cmp	r1, r5
 800f822:	d904      	bls.n	800f82e <_malloc_r+0x26>
 800f824:	230c      	movs	r3, #12
 800f826:	6033      	str	r3, [r6, #0]
 800f828:	2000      	movs	r0, #0
 800f82a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f82e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f904 <_malloc_r+0xfc>
 800f832:	f000 f869 	bl	800f908 <__malloc_lock>
 800f836:	f8d8 3000 	ldr.w	r3, [r8]
 800f83a:	461c      	mov	r4, r3
 800f83c:	bb44      	cbnz	r4, 800f890 <_malloc_r+0x88>
 800f83e:	4629      	mov	r1, r5
 800f840:	4630      	mov	r0, r6
 800f842:	f7ff ffbf 	bl	800f7c4 <sbrk_aligned>
 800f846:	1c43      	adds	r3, r0, #1
 800f848:	4604      	mov	r4, r0
 800f84a:	d158      	bne.n	800f8fe <_malloc_r+0xf6>
 800f84c:	f8d8 4000 	ldr.w	r4, [r8]
 800f850:	4627      	mov	r7, r4
 800f852:	2f00      	cmp	r7, #0
 800f854:	d143      	bne.n	800f8de <_malloc_r+0xd6>
 800f856:	2c00      	cmp	r4, #0
 800f858:	d04b      	beq.n	800f8f2 <_malloc_r+0xea>
 800f85a:	6823      	ldr	r3, [r4, #0]
 800f85c:	4639      	mov	r1, r7
 800f85e:	4630      	mov	r0, r6
 800f860:	eb04 0903 	add.w	r9, r4, r3
 800f864:	f000 fe50 	bl	8010508 <_sbrk_r>
 800f868:	4581      	cmp	r9, r0
 800f86a:	d142      	bne.n	800f8f2 <_malloc_r+0xea>
 800f86c:	6821      	ldr	r1, [r4, #0]
 800f86e:	1a6d      	subs	r5, r5, r1
 800f870:	4629      	mov	r1, r5
 800f872:	4630      	mov	r0, r6
 800f874:	f7ff ffa6 	bl	800f7c4 <sbrk_aligned>
 800f878:	3001      	adds	r0, #1
 800f87a:	d03a      	beq.n	800f8f2 <_malloc_r+0xea>
 800f87c:	6823      	ldr	r3, [r4, #0]
 800f87e:	442b      	add	r3, r5
 800f880:	6023      	str	r3, [r4, #0]
 800f882:	f8d8 3000 	ldr.w	r3, [r8]
 800f886:	685a      	ldr	r2, [r3, #4]
 800f888:	bb62      	cbnz	r2, 800f8e4 <_malloc_r+0xdc>
 800f88a:	f8c8 7000 	str.w	r7, [r8]
 800f88e:	e00f      	b.n	800f8b0 <_malloc_r+0xa8>
 800f890:	6822      	ldr	r2, [r4, #0]
 800f892:	1b52      	subs	r2, r2, r5
 800f894:	d420      	bmi.n	800f8d8 <_malloc_r+0xd0>
 800f896:	2a0b      	cmp	r2, #11
 800f898:	d917      	bls.n	800f8ca <_malloc_r+0xc2>
 800f89a:	1961      	adds	r1, r4, r5
 800f89c:	42a3      	cmp	r3, r4
 800f89e:	6025      	str	r5, [r4, #0]
 800f8a0:	bf18      	it	ne
 800f8a2:	6059      	strne	r1, [r3, #4]
 800f8a4:	6863      	ldr	r3, [r4, #4]
 800f8a6:	bf08      	it	eq
 800f8a8:	f8c8 1000 	streq.w	r1, [r8]
 800f8ac:	5162      	str	r2, [r4, r5]
 800f8ae:	604b      	str	r3, [r1, #4]
 800f8b0:	4630      	mov	r0, r6
 800f8b2:	f000 f82f 	bl	800f914 <__malloc_unlock>
 800f8b6:	f104 000b 	add.w	r0, r4, #11
 800f8ba:	1d23      	adds	r3, r4, #4
 800f8bc:	f020 0007 	bic.w	r0, r0, #7
 800f8c0:	1ac2      	subs	r2, r0, r3
 800f8c2:	bf1c      	itt	ne
 800f8c4:	1a1b      	subne	r3, r3, r0
 800f8c6:	50a3      	strne	r3, [r4, r2]
 800f8c8:	e7af      	b.n	800f82a <_malloc_r+0x22>
 800f8ca:	6862      	ldr	r2, [r4, #4]
 800f8cc:	42a3      	cmp	r3, r4
 800f8ce:	bf0c      	ite	eq
 800f8d0:	f8c8 2000 	streq.w	r2, [r8]
 800f8d4:	605a      	strne	r2, [r3, #4]
 800f8d6:	e7eb      	b.n	800f8b0 <_malloc_r+0xa8>
 800f8d8:	4623      	mov	r3, r4
 800f8da:	6864      	ldr	r4, [r4, #4]
 800f8dc:	e7ae      	b.n	800f83c <_malloc_r+0x34>
 800f8de:	463c      	mov	r4, r7
 800f8e0:	687f      	ldr	r7, [r7, #4]
 800f8e2:	e7b6      	b.n	800f852 <_malloc_r+0x4a>
 800f8e4:	461a      	mov	r2, r3
 800f8e6:	685b      	ldr	r3, [r3, #4]
 800f8e8:	42a3      	cmp	r3, r4
 800f8ea:	d1fb      	bne.n	800f8e4 <_malloc_r+0xdc>
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	6053      	str	r3, [r2, #4]
 800f8f0:	e7de      	b.n	800f8b0 <_malloc_r+0xa8>
 800f8f2:	230c      	movs	r3, #12
 800f8f4:	6033      	str	r3, [r6, #0]
 800f8f6:	4630      	mov	r0, r6
 800f8f8:	f000 f80c 	bl	800f914 <__malloc_unlock>
 800f8fc:	e794      	b.n	800f828 <_malloc_r+0x20>
 800f8fe:	6005      	str	r5, [r0, #0]
 800f900:	e7d6      	b.n	800f8b0 <_malloc_r+0xa8>
 800f902:	bf00      	nop
 800f904:	20005770 	.word	0x20005770

0800f908 <__malloc_lock>:
 800f908:	4801      	ldr	r0, [pc, #4]	@ (800f910 <__malloc_lock+0x8>)
 800f90a:	f7ff b8ba 	b.w	800ea82 <__retarget_lock_acquire_recursive>
 800f90e:	bf00      	nop
 800f910:	20005768 	.word	0x20005768

0800f914 <__malloc_unlock>:
 800f914:	4801      	ldr	r0, [pc, #4]	@ (800f91c <__malloc_unlock+0x8>)
 800f916:	f7ff b8b5 	b.w	800ea84 <__retarget_lock_release_recursive>
 800f91a:	bf00      	nop
 800f91c:	20005768 	.word	0x20005768

0800f920 <_Balloc>:
 800f920:	b570      	push	{r4, r5, r6, lr}
 800f922:	69c6      	ldr	r6, [r0, #28]
 800f924:	4604      	mov	r4, r0
 800f926:	460d      	mov	r5, r1
 800f928:	b976      	cbnz	r6, 800f948 <_Balloc+0x28>
 800f92a:	2010      	movs	r0, #16
 800f92c:	f7ff ff42 	bl	800f7b4 <malloc>
 800f930:	4602      	mov	r2, r0
 800f932:	61e0      	str	r0, [r4, #28]
 800f934:	b920      	cbnz	r0, 800f940 <_Balloc+0x20>
 800f936:	4b18      	ldr	r3, [pc, #96]	@ (800f998 <_Balloc+0x78>)
 800f938:	4818      	ldr	r0, [pc, #96]	@ (800f99c <_Balloc+0x7c>)
 800f93a:	216b      	movs	r1, #107	@ 0x6b
 800f93c:	f000 fe02 	bl	8010544 <__assert_func>
 800f940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f944:	6006      	str	r6, [r0, #0]
 800f946:	60c6      	str	r6, [r0, #12]
 800f948:	69e6      	ldr	r6, [r4, #28]
 800f94a:	68f3      	ldr	r3, [r6, #12]
 800f94c:	b183      	cbz	r3, 800f970 <_Balloc+0x50>
 800f94e:	69e3      	ldr	r3, [r4, #28]
 800f950:	68db      	ldr	r3, [r3, #12]
 800f952:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f956:	b9b8      	cbnz	r0, 800f988 <_Balloc+0x68>
 800f958:	2101      	movs	r1, #1
 800f95a:	fa01 f605 	lsl.w	r6, r1, r5
 800f95e:	1d72      	adds	r2, r6, #5
 800f960:	0092      	lsls	r2, r2, #2
 800f962:	4620      	mov	r0, r4
 800f964:	f000 fe0c 	bl	8010580 <_calloc_r>
 800f968:	b160      	cbz	r0, 800f984 <_Balloc+0x64>
 800f96a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f96e:	e00e      	b.n	800f98e <_Balloc+0x6e>
 800f970:	2221      	movs	r2, #33	@ 0x21
 800f972:	2104      	movs	r1, #4
 800f974:	4620      	mov	r0, r4
 800f976:	f000 fe03 	bl	8010580 <_calloc_r>
 800f97a:	69e3      	ldr	r3, [r4, #28]
 800f97c:	60f0      	str	r0, [r6, #12]
 800f97e:	68db      	ldr	r3, [r3, #12]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d1e4      	bne.n	800f94e <_Balloc+0x2e>
 800f984:	2000      	movs	r0, #0
 800f986:	bd70      	pop	{r4, r5, r6, pc}
 800f988:	6802      	ldr	r2, [r0, #0]
 800f98a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f98e:	2300      	movs	r3, #0
 800f990:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f994:	e7f7      	b.n	800f986 <_Balloc+0x66>
 800f996:	bf00      	nop
 800f998:	08010a6b 	.word	0x08010a6b
 800f99c:	08010aeb 	.word	0x08010aeb

0800f9a0 <_Bfree>:
 800f9a0:	b570      	push	{r4, r5, r6, lr}
 800f9a2:	69c6      	ldr	r6, [r0, #28]
 800f9a4:	4605      	mov	r5, r0
 800f9a6:	460c      	mov	r4, r1
 800f9a8:	b976      	cbnz	r6, 800f9c8 <_Bfree+0x28>
 800f9aa:	2010      	movs	r0, #16
 800f9ac:	f7ff ff02 	bl	800f7b4 <malloc>
 800f9b0:	4602      	mov	r2, r0
 800f9b2:	61e8      	str	r0, [r5, #28]
 800f9b4:	b920      	cbnz	r0, 800f9c0 <_Bfree+0x20>
 800f9b6:	4b09      	ldr	r3, [pc, #36]	@ (800f9dc <_Bfree+0x3c>)
 800f9b8:	4809      	ldr	r0, [pc, #36]	@ (800f9e0 <_Bfree+0x40>)
 800f9ba:	218f      	movs	r1, #143	@ 0x8f
 800f9bc:	f000 fdc2 	bl	8010544 <__assert_func>
 800f9c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f9c4:	6006      	str	r6, [r0, #0]
 800f9c6:	60c6      	str	r6, [r0, #12]
 800f9c8:	b13c      	cbz	r4, 800f9da <_Bfree+0x3a>
 800f9ca:	69eb      	ldr	r3, [r5, #28]
 800f9cc:	6862      	ldr	r2, [r4, #4]
 800f9ce:	68db      	ldr	r3, [r3, #12]
 800f9d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f9d4:	6021      	str	r1, [r4, #0]
 800f9d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f9da:	bd70      	pop	{r4, r5, r6, pc}
 800f9dc:	08010a6b 	.word	0x08010a6b
 800f9e0:	08010aeb 	.word	0x08010aeb

0800f9e4 <__multadd>:
 800f9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9e8:	690d      	ldr	r5, [r1, #16]
 800f9ea:	4607      	mov	r7, r0
 800f9ec:	460c      	mov	r4, r1
 800f9ee:	461e      	mov	r6, r3
 800f9f0:	f101 0c14 	add.w	ip, r1, #20
 800f9f4:	2000      	movs	r0, #0
 800f9f6:	f8dc 3000 	ldr.w	r3, [ip]
 800f9fa:	b299      	uxth	r1, r3
 800f9fc:	fb02 6101 	mla	r1, r2, r1, r6
 800fa00:	0c1e      	lsrs	r6, r3, #16
 800fa02:	0c0b      	lsrs	r3, r1, #16
 800fa04:	fb02 3306 	mla	r3, r2, r6, r3
 800fa08:	b289      	uxth	r1, r1
 800fa0a:	3001      	adds	r0, #1
 800fa0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fa10:	4285      	cmp	r5, r0
 800fa12:	f84c 1b04 	str.w	r1, [ip], #4
 800fa16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fa1a:	dcec      	bgt.n	800f9f6 <__multadd+0x12>
 800fa1c:	b30e      	cbz	r6, 800fa62 <__multadd+0x7e>
 800fa1e:	68a3      	ldr	r3, [r4, #8]
 800fa20:	42ab      	cmp	r3, r5
 800fa22:	dc19      	bgt.n	800fa58 <__multadd+0x74>
 800fa24:	6861      	ldr	r1, [r4, #4]
 800fa26:	4638      	mov	r0, r7
 800fa28:	3101      	adds	r1, #1
 800fa2a:	f7ff ff79 	bl	800f920 <_Balloc>
 800fa2e:	4680      	mov	r8, r0
 800fa30:	b928      	cbnz	r0, 800fa3e <__multadd+0x5a>
 800fa32:	4602      	mov	r2, r0
 800fa34:	4b0c      	ldr	r3, [pc, #48]	@ (800fa68 <__multadd+0x84>)
 800fa36:	480d      	ldr	r0, [pc, #52]	@ (800fa6c <__multadd+0x88>)
 800fa38:	21ba      	movs	r1, #186	@ 0xba
 800fa3a:	f000 fd83 	bl	8010544 <__assert_func>
 800fa3e:	6922      	ldr	r2, [r4, #16]
 800fa40:	3202      	adds	r2, #2
 800fa42:	f104 010c 	add.w	r1, r4, #12
 800fa46:	0092      	lsls	r2, r2, #2
 800fa48:	300c      	adds	r0, #12
 800fa4a:	f000 fd6d 	bl	8010528 <memcpy>
 800fa4e:	4621      	mov	r1, r4
 800fa50:	4638      	mov	r0, r7
 800fa52:	f7ff ffa5 	bl	800f9a0 <_Bfree>
 800fa56:	4644      	mov	r4, r8
 800fa58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fa5c:	3501      	adds	r5, #1
 800fa5e:	615e      	str	r6, [r3, #20]
 800fa60:	6125      	str	r5, [r4, #16]
 800fa62:	4620      	mov	r0, r4
 800fa64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa68:	08010ada 	.word	0x08010ada
 800fa6c:	08010aeb 	.word	0x08010aeb

0800fa70 <__hi0bits>:
 800fa70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fa74:	4603      	mov	r3, r0
 800fa76:	bf36      	itet	cc
 800fa78:	0403      	lslcc	r3, r0, #16
 800fa7a:	2000      	movcs	r0, #0
 800fa7c:	2010      	movcc	r0, #16
 800fa7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fa82:	bf3c      	itt	cc
 800fa84:	021b      	lslcc	r3, r3, #8
 800fa86:	3008      	addcc	r0, #8
 800fa88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa8c:	bf3c      	itt	cc
 800fa8e:	011b      	lslcc	r3, r3, #4
 800fa90:	3004      	addcc	r0, #4
 800fa92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa96:	bf3c      	itt	cc
 800fa98:	009b      	lslcc	r3, r3, #2
 800fa9a:	3002      	addcc	r0, #2
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	db05      	blt.n	800faac <__hi0bits+0x3c>
 800faa0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800faa4:	f100 0001 	add.w	r0, r0, #1
 800faa8:	bf08      	it	eq
 800faaa:	2020      	moveq	r0, #32
 800faac:	4770      	bx	lr

0800faae <__lo0bits>:
 800faae:	6803      	ldr	r3, [r0, #0]
 800fab0:	4602      	mov	r2, r0
 800fab2:	f013 0007 	ands.w	r0, r3, #7
 800fab6:	d00b      	beq.n	800fad0 <__lo0bits+0x22>
 800fab8:	07d9      	lsls	r1, r3, #31
 800faba:	d421      	bmi.n	800fb00 <__lo0bits+0x52>
 800fabc:	0798      	lsls	r0, r3, #30
 800fabe:	bf49      	itett	mi
 800fac0:	085b      	lsrmi	r3, r3, #1
 800fac2:	089b      	lsrpl	r3, r3, #2
 800fac4:	2001      	movmi	r0, #1
 800fac6:	6013      	strmi	r3, [r2, #0]
 800fac8:	bf5c      	itt	pl
 800faca:	6013      	strpl	r3, [r2, #0]
 800facc:	2002      	movpl	r0, #2
 800face:	4770      	bx	lr
 800fad0:	b299      	uxth	r1, r3
 800fad2:	b909      	cbnz	r1, 800fad8 <__lo0bits+0x2a>
 800fad4:	0c1b      	lsrs	r3, r3, #16
 800fad6:	2010      	movs	r0, #16
 800fad8:	b2d9      	uxtb	r1, r3
 800fada:	b909      	cbnz	r1, 800fae0 <__lo0bits+0x32>
 800fadc:	3008      	adds	r0, #8
 800fade:	0a1b      	lsrs	r3, r3, #8
 800fae0:	0719      	lsls	r1, r3, #28
 800fae2:	bf04      	itt	eq
 800fae4:	091b      	lsreq	r3, r3, #4
 800fae6:	3004      	addeq	r0, #4
 800fae8:	0799      	lsls	r1, r3, #30
 800faea:	bf04      	itt	eq
 800faec:	089b      	lsreq	r3, r3, #2
 800faee:	3002      	addeq	r0, #2
 800faf0:	07d9      	lsls	r1, r3, #31
 800faf2:	d403      	bmi.n	800fafc <__lo0bits+0x4e>
 800faf4:	085b      	lsrs	r3, r3, #1
 800faf6:	f100 0001 	add.w	r0, r0, #1
 800fafa:	d003      	beq.n	800fb04 <__lo0bits+0x56>
 800fafc:	6013      	str	r3, [r2, #0]
 800fafe:	4770      	bx	lr
 800fb00:	2000      	movs	r0, #0
 800fb02:	4770      	bx	lr
 800fb04:	2020      	movs	r0, #32
 800fb06:	4770      	bx	lr

0800fb08 <__i2b>:
 800fb08:	b510      	push	{r4, lr}
 800fb0a:	460c      	mov	r4, r1
 800fb0c:	2101      	movs	r1, #1
 800fb0e:	f7ff ff07 	bl	800f920 <_Balloc>
 800fb12:	4602      	mov	r2, r0
 800fb14:	b928      	cbnz	r0, 800fb22 <__i2b+0x1a>
 800fb16:	4b05      	ldr	r3, [pc, #20]	@ (800fb2c <__i2b+0x24>)
 800fb18:	4805      	ldr	r0, [pc, #20]	@ (800fb30 <__i2b+0x28>)
 800fb1a:	f240 1145 	movw	r1, #325	@ 0x145
 800fb1e:	f000 fd11 	bl	8010544 <__assert_func>
 800fb22:	2301      	movs	r3, #1
 800fb24:	6144      	str	r4, [r0, #20]
 800fb26:	6103      	str	r3, [r0, #16]
 800fb28:	bd10      	pop	{r4, pc}
 800fb2a:	bf00      	nop
 800fb2c:	08010ada 	.word	0x08010ada
 800fb30:	08010aeb 	.word	0x08010aeb

0800fb34 <__multiply>:
 800fb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb38:	4614      	mov	r4, r2
 800fb3a:	690a      	ldr	r2, [r1, #16]
 800fb3c:	6923      	ldr	r3, [r4, #16]
 800fb3e:	429a      	cmp	r2, r3
 800fb40:	bfa8      	it	ge
 800fb42:	4623      	movge	r3, r4
 800fb44:	460f      	mov	r7, r1
 800fb46:	bfa4      	itt	ge
 800fb48:	460c      	movge	r4, r1
 800fb4a:	461f      	movge	r7, r3
 800fb4c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fb50:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800fb54:	68a3      	ldr	r3, [r4, #8]
 800fb56:	6861      	ldr	r1, [r4, #4]
 800fb58:	eb0a 0609 	add.w	r6, sl, r9
 800fb5c:	42b3      	cmp	r3, r6
 800fb5e:	b085      	sub	sp, #20
 800fb60:	bfb8      	it	lt
 800fb62:	3101      	addlt	r1, #1
 800fb64:	f7ff fedc 	bl	800f920 <_Balloc>
 800fb68:	b930      	cbnz	r0, 800fb78 <__multiply+0x44>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	4b44      	ldr	r3, [pc, #272]	@ (800fc80 <__multiply+0x14c>)
 800fb6e:	4845      	ldr	r0, [pc, #276]	@ (800fc84 <__multiply+0x150>)
 800fb70:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fb74:	f000 fce6 	bl	8010544 <__assert_func>
 800fb78:	f100 0514 	add.w	r5, r0, #20
 800fb7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fb80:	462b      	mov	r3, r5
 800fb82:	2200      	movs	r2, #0
 800fb84:	4543      	cmp	r3, r8
 800fb86:	d321      	bcc.n	800fbcc <__multiply+0x98>
 800fb88:	f107 0114 	add.w	r1, r7, #20
 800fb8c:	f104 0214 	add.w	r2, r4, #20
 800fb90:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800fb94:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800fb98:	9302      	str	r3, [sp, #8]
 800fb9a:	1b13      	subs	r3, r2, r4
 800fb9c:	3b15      	subs	r3, #21
 800fb9e:	f023 0303 	bic.w	r3, r3, #3
 800fba2:	3304      	adds	r3, #4
 800fba4:	f104 0715 	add.w	r7, r4, #21
 800fba8:	42ba      	cmp	r2, r7
 800fbaa:	bf38      	it	cc
 800fbac:	2304      	movcc	r3, #4
 800fbae:	9301      	str	r3, [sp, #4]
 800fbb0:	9b02      	ldr	r3, [sp, #8]
 800fbb2:	9103      	str	r1, [sp, #12]
 800fbb4:	428b      	cmp	r3, r1
 800fbb6:	d80c      	bhi.n	800fbd2 <__multiply+0x9e>
 800fbb8:	2e00      	cmp	r6, #0
 800fbba:	dd03      	ble.n	800fbc4 <__multiply+0x90>
 800fbbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d05b      	beq.n	800fc7c <__multiply+0x148>
 800fbc4:	6106      	str	r6, [r0, #16]
 800fbc6:	b005      	add	sp, #20
 800fbc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbcc:	f843 2b04 	str.w	r2, [r3], #4
 800fbd0:	e7d8      	b.n	800fb84 <__multiply+0x50>
 800fbd2:	f8b1 a000 	ldrh.w	sl, [r1]
 800fbd6:	f1ba 0f00 	cmp.w	sl, #0
 800fbda:	d024      	beq.n	800fc26 <__multiply+0xf2>
 800fbdc:	f104 0e14 	add.w	lr, r4, #20
 800fbe0:	46a9      	mov	r9, r5
 800fbe2:	f04f 0c00 	mov.w	ip, #0
 800fbe6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fbea:	f8d9 3000 	ldr.w	r3, [r9]
 800fbee:	fa1f fb87 	uxth.w	fp, r7
 800fbf2:	b29b      	uxth	r3, r3
 800fbf4:	fb0a 330b 	mla	r3, sl, fp, r3
 800fbf8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800fbfc:	f8d9 7000 	ldr.w	r7, [r9]
 800fc00:	4463      	add	r3, ip
 800fc02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fc06:	fb0a c70b 	mla	r7, sl, fp, ip
 800fc0a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fc14:	4572      	cmp	r2, lr
 800fc16:	f849 3b04 	str.w	r3, [r9], #4
 800fc1a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fc1e:	d8e2      	bhi.n	800fbe6 <__multiply+0xb2>
 800fc20:	9b01      	ldr	r3, [sp, #4]
 800fc22:	f845 c003 	str.w	ip, [r5, r3]
 800fc26:	9b03      	ldr	r3, [sp, #12]
 800fc28:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fc2c:	3104      	adds	r1, #4
 800fc2e:	f1b9 0f00 	cmp.w	r9, #0
 800fc32:	d021      	beq.n	800fc78 <__multiply+0x144>
 800fc34:	682b      	ldr	r3, [r5, #0]
 800fc36:	f104 0c14 	add.w	ip, r4, #20
 800fc3a:	46ae      	mov	lr, r5
 800fc3c:	f04f 0a00 	mov.w	sl, #0
 800fc40:	f8bc b000 	ldrh.w	fp, [ip]
 800fc44:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800fc48:	fb09 770b 	mla	r7, r9, fp, r7
 800fc4c:	4457      	add	r7, sl
 800fc4e:	b29b      	uxth	r3, r3
 800fc50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fc54:	f84e 3b04 	str.w	r3, [lr], #4
 800fc58:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fc5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc60:	f8be 3000 	ldrh.w	r3, [lr]
 800fc64:	fb09 330a 	mla	r3, r9, sl, r3
 800fc68:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800fc6c:	4562      	cmp	r2, ip
 800fc6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc72:	d8e5      	bhi.n	800fc40 <__multiply+0x10c>
 800fc74:	9f01      	ldr	r7, [sp, #4]
 800fc76:	51eb      	str	r3, [r5, r7]
 800fc78:	3504      	adds	r5, #4
 800fc7a:	e799      	b.n	800fbb0 <__multiply+0x7c>
 800fc7c:	3e01      	subs	r6, #1
 800fc7e:	e79b      	b.n	800fbb8 <__multiply+0x84>
 800fc80:	08010ada 	.word	0x08010ada
 800fc84:	08010aeb 	.word	0x08010aeb

0800fc88 <__pow5mult>:
 800fc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc8c:	4615      	mov	r5, r2
 800fc8e:	f012 0203 	ands.w	r2, r2, #3
 800fc92:	4607      	mov	r7, r0
 800fc94:	460e      	mov	r6, r1
 800fc96:	d007      	beq.n	800fca8 <__pow5mult+0x20>
 800fc98:	4c25      	ldr	r4, [pc, #148]	@ (800fd30 <__pow5mult+0xa8>)
 800fc9a:	3a01      	subs	r2, #1
 800fc9c:	2300      	movs	r3, #0
 800fc9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fca2:	f7ff fe9f 	bl	800f9e4 <__multadd>
 800fca6:	4606      	mov	r6, r0
 800fca8:	10ad      	asrs	r5, r5, #2
 800fcaa:	d03d      	beq.n	800fd28 <__pow5mult+0xa0>
 800fcac:	69fc      	ldr	r4, [r7, #28]
 800fcae:	b97c      	cbnz	r4, 800fcd0 <__pow5mult+0x48>
 800fcb0:	2010      	movs	r0, #16
 800fcb2:	f7ff fd7f 	bl	800f7b4 <malloc>
 800fcb6:	4602      	mov	r2, r0
 800fcb8:	61f8      	str	r0, [r7, #28]
 800fcba:	b928      	cbnz	r0, 800fcc8 <__pow5mult+0x40>
 800fcbc:	4b1d      	ldr	r3, [pc, #116]	@ (800fd34 <__pow5mult+0xac>)
 800fcbe:	481e      	ldr	r0, [pc, #120]	@ (800fd38 <__pow5mult+0xb0>)
 800fcc0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fcc4:	f000 fc3e 	bl	8010544 <__assert_func>
 800fcc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fccc:	6004      	str	r4, [r0, #0]
 800fcce:	60c4      	str	r4, [r0, #12]
 800fcd0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fcd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fcd8:	b94c      	cbnz	r4, 800fcee <__pow5mult+0x66>
 800fcda:	f240 2171 	movw	r1, #625	@ 0x271
 800fcde:	4638      	mov	r0, r7
 800fce0:	f7ff ff12 	bl	800fb08 <__i2b>
 800fce4:	2300      	movs	r3, #0
 800fce6:	f8c8 0008 	str.w	r0, [r8, #8]
 800fcea:	4604      	mov	r4, r0
 800fcec:	6003      	str	r3, [r0, #0]
 800fcee:	f04f 0900 	mov.w	r9, #0
 800fcf2:	07eb      	lsls	r3, r5, #31
 800fcf4:	d50a      	bpl.n	800fd0c <__pow5mult+0x84>
 800fcf6:	4631      	mov	r1, r6
 800fcf8:	4622      	mov	r2, r4
 800fcfa:	4638      	mov	r0, r7
 800fcfc:	f7ff ff1a 	bl	800fb34 <__multiply>
 800fd00:	4631      	mov	r1, r6
 800fd02:	4680      	mov	r8, r0
 800fd04:	4638      	mov	r0, r7
 800fd06:	f7ff fe4b 	bl	800f9a0 <_Bfree>
 800fd0a:	4646      	mov	r6, r8
 800fd0c:	106d      	asrs	r5, r5, #1
 800fd0e:	d00b      	beq.n	800fd28 <__pow5mult+0xa0>
 800fd10:	6820      	ldr	r0, [r4, #0]
 800fd12:	b938      	cbnz	r0, 800fd24 <__pow5mult+0x9c>
 800fd14:	4622      	mov	r2, r4
 800fd16:	4621      	mov	r1, r4
 800fd18:	4638      	mov	r0, r7
 800fd1a:	f7ff ff0b 	bl	800fb34 <__multiply>
 800fd1e:	6020      	str	r0, [r4, #0]
 800fd20:	f8c0 9000 	str.w	r9, [r0]
 800fd24:	4604      	mov	r4, r0
 800fd26:	e7e4      	b.n	800fcf2 <__pow5mult+0x6a>
 800fd28:	4630      	mov	r0, r6
 800fd2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd2e:	bf00      	nop
 800fd30:	08010b44 	.word	0x08010b44
 800fd34:	08010a6b 	.word	0x08010a6b
 800fd38:	08010aeb 	.word	0x08010aeb

0800fd3c <__lshift>:
 800fd3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd40:	460c      	mov	r4, r1
 800fd42:	6849      	ldr	r1, [r1, #4]
 800fd44:	6923      	ldr	r3, [r4, #16]
 800fd46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fd4a:	68a3      	ldr	r3, [r4, #8]
 800fd4c:	4607      	mov	r7, r0
 800fd4e:	4691      	mov	r9, r2
 800fd50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd54:	f108 0601 	add.w	r6, r8, #1
 800fd58:	42b3      	cmp	r3, r6
 800fd5a:	db0b      	blt.n	800fd74 <__lshift+0x38>
 800fd5c:	4638      	mov	r0, r7
 800fd5e:	f7ff fddf 	bl	800f920 <_Balloc>
 800fd62:	4605      	mov	r5, r0
 800fd64:	b948      	cbnz	r0, 800fd7a <__lshift+0x3e>
 800fd66:	4602      	mov	r2, r0
 800fd68:	4b28      	ldr	r3, [pc, #160]	@ (800fe0c <__lshift+0xd0>)
 800fd6a:	4829      	ldr	r0, [pc, #164]	@ (800fe10 <__lshift+0xd4>)
 800fd6c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fd70:	f000 fbe8 	bl	8010544 <__assert_func>
 800fd74:	3101      	adds	r1, #1
 800fd76:	005b      	lsls	r3, r3, #1
 800fd78:	e7ee      	b.n	800fd58 <__lshift+0x1c>
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	f100 0114 	add.w	r1, r0, #20
 800fd80:	f100 0210 	add.w	r2, r0, #16
 800fd84:	4618      	mov	r0, r3
 800fd86:	4553      	cmp	r3, sl
 800fd88:	db33      	blt.n	800fdf2 <__lshift+0xb6>
 800fd8a:	6920      	ldr	r0, [r4, #16]
 800fd8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fd90:	f104 0314 	add.w	r3, r4, #20
 800fd94:	f019 091f 	ands.w	r9, r9, #31
 800fd98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fd9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fda0:	d02b      	beq.n	800fdfa <__lshift+0xbe>
 800fda2:	f1c9 0e20 	rsb	lr, r9, #32
 800fda6:	468a      	mov	sl, r1
 800fda8:	2200      	movs	r2, #0
 800fdaa:	6818      	ldr	r0, [r3, #0]
 800fdac:	fa00 f009 	lsl.w	r0, r0, r9
 800fdb0:	4310      	orrs	r0, r2
 800fdb2:	f84a 0b04 	str.w	r0, [sl], #4
 800fdb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdba:	459c      	cmp	ip, r3
 800fdbc:	fa22 f20e 	lsr.w	r2, r2, lr
 800fdc0:	d8f3      	bhi.n	800fdaa <__lshift+0x6e>
 800fdc2:	ebac 0304 	sub.w	r3, ip, r4
 800fdc6:	3b15      	subs	r3, #21
 800fdc8:	f023 0303 	bic.w	r3, r3, #3
 800fdcc:	3304      	adds	r3, #4
 800fdce:	f104 0015 	add.w	r0, r4, #21
 800fdd2:	4584      	cmp	ip, r0
 800fdd4:	bf38      	it	cc
 800fdd6:	2304      	movcc	r3, #4
 800fdd8:	50ca      	str	r2, [r1, r3]
 800fdda:	b10a      	cbz	r2, 800fde0 <__lshift+0xa4>
 800fddc:	f108 0602 	add.w	r6, r8, #2
 800fde0:	3e01      	subs	r6, #1
 800fde2:	4638      	mov	r0, r7
 800fde4:	612e      	str	r6, [r5, #16]
 800fde6:	4621      	mov	r1, r4
 800fde8:	f7ff fdda 	bl	800f9a0 <_Bfree>
 800fdec:	4628      	mov	r0, r5
 800fdee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdf2:	f842 0f04 	str.w	r0, [r2, #4]!
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	e7c5      	b.n	800fd86 <__lshift+0x4a>
 800fdfa:	3904      	subs	r1, #4
 800fdfc:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe00:	f841 2f04 	str.w	r2, [r1, #4]!
 800fe04:	459c      	cmp	ip, r3
 800fe06:	d8f9      	bhi.n	800fdfc <__lshift+0xc0>
 800fe08:	e7ea      	b.n	800fde0 <__lshift+0xa4>
 800fe0a:	bf00      	nop
 800fe0c:	08010ada 	.word	0x08010ada
 800fe10:	08010aeb 	.word	0x08010aeb

0800fe14 <__mcmp>:
 800fe14:	690a      	ldr	r2, [r1, #16]
 800fe16:	4603      	mov	r3, r0
 800fe18:	6900      	ldr	r0, [r0, #16]
 800fe1a:	1a80      	subs	r0, r0, r2
 800fe1c:	b530      	push	{r4, r5, lr}
 800fe1e:	d10e      	bne.n	800fe3e <__mcmp+0x2a>
 800fe20:	3314      	adds	r3, #20
 800fe22:	3114      	adds	r1, #20
 800fe24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fe28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fe2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fe30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fe34:	4295      	cmp	r5, r2
 800fe36:	d003      	beq.n	800fe40 <__mcmp+0x2c>
 800fe38:	d205      	bcs.n	800fe46 <__mcmp+0x32>
 800fe3a:	f04f 30ff 	mov.w	r0, #4294967295
 800fe3e:	bd30      	pop	{r4, r5, pc}
 800fe40:	42a3      	cmp	r3, r4
 800fe42:	d3f3      	bcc.n	800fe2c <__mcmp+0x18>
 800fe44:	e7fb      	b.n	800fe3e <__mcmp+0x2a>
 800fe46:	2001      	movs	r0, #1
 800fe48:	e7f9      	b.n	800fe3e <__mcmp+0x2a>
	...

0800fe4c <__mdiff>:
 800fe4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe50:	4689      	mov	r9, r1
 800fe52:	4606      	mov	r6, r0
 800fe54:	4611      	mov	r1, r2
 800fe56:	4648      	mov	r0, r9
 800fe58:	4614      	mov	r4, r2
 800fe5a:	f7ff ffdb 	bl	800fe14 <__mcmp>
 800fe5e:	1e05      	subs	r5, r0, #0
 800fe60:	d112      	bne.n	800fe88 <__mdiff+0x3c>
 800fe62:	4629      	mov	r1, r5
 800fe64:	4630      	mov	r0, r6
 800fe66:	f7ff fd5b 	bl	800f920 <_Balloc>
 800fe6a:	4602      	mov	r2, r0
 800fe6c:	b928      	cbnz	r0, 800fe7a <__mdiff+0x2e>
 800fe6e:	4b3f      	ldr	r3, [pc, #252]	@ (800ff6c <__mdiff+0x120>)
 800fe70:	f240 2137 	movw	r1, #567	@ 0x237
 800fe74:	483e      	ldr	r0, [pc, #248]	@ (800ff70 <__mdiff+0x124>)
 800fe76:	f000 fb65 	bl	8010544 <__assert_func>
 800fe7a:	2301      	movs	r3, #1
 800fe7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fe80:	4610      	mov	r0, r2
 800fe82:	b003      	add	sp, #12
 800fe84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe88:	bfbc      	itt	lt
 800fe8a:	464b      	movlt	r3, r9
 800fe8c:	46a1      	movlt	r9, r4
 800fe8e:	4630      	mov	r0, r6
 800fe90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fe94:	bfba      	itte	lt
 800fe96:	461c      	movlt	r4, r3
 800fe98:	2501      	movlt	r5, #1
 800fe9a:	2500      	movge	r5, #0
 800fe9c:	f7ff fd40 	bl	800f920 <_Balloc>
 800fea0:	4602      	mov	r2, r0
 800fea2:	b918      	cbnz	r0, 800feac <__mdiff+0x60>
 800fea4:	4b31      	ldr	r3, [pc, #196]	@ (800ff6c <__mdiff+0x120>)
 800fea6:	f240 2145 	movw	r1, #581	@ 0x245
 800feaa:	e7e3      	b.n	800fe74 <__mdiff+0x28>
 800feac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800feb0:	6926      	ldr	r6, [r4, #16]
 800feb2:	60c5      	str	r5, [r0, #12]
 800feb4:	f109 0310 	add.w	r3, r9, #16
 800feb8:	f109 0514 	add.w	r5, r9, #20
 800febc:	f104 0e14 	add.w	lr, r4, #20
 800fec0:	f100 0b14 	add.w	fp, r0, #20
 800fec4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fec8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fecc:	9301      	str	r3, [sp, #4]
 800fece:	46d9      	mov	r9, fp
 800fed0:	f04f 0c00 	mov.w	ip, #0
 800fed4:	9b01      	ldr	r3, [sp, #4]
 800fed6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800feda:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fede:	9301      	str	r3, [sp, #4]
 800fee0:	fa1f f38a 	uxth.w	r3, sl
 800fee4:	4619      	mov	r1, r3
 800fee6:	b283      	uxth	r3, r0
 800fee8:	1acb      	subs	r3, r1, r3
 800feea:	0c00      	lsrs	r0, r0, #16
 800feec:	4463      	add	r3, ip
 800feee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fef2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fef6:	b29b      	uxth	r3, r3
 800fef8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fefc:	4576      	cmp	r6, lr
 800fefe:	f849 3b04 	str.w	r3, [r9], #4
 800ff02:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff06:	d8e5      	bhi.n	800fed4 <__mdiff+0x88>
 800ff08:	1b33      	subs	r3, r6, r4
 800ff0a:	3b15      	subs	r3, #21
 800ff0c:	f023 0303 	bic.w	r3, r3, #3
 800ff10:	3415      	adds	r4, #21
 800ff12:	3304      	adds	r3, #4
 800ff14:	42a6      	cmp	r6, r4
 800ff16:	bf38      	it	cc
 800ff18:	2304      	movcc	r3, #4
 800ff1a:	441d      	add	r5, r3
 800ff1c:	445b      	add	r3, fp
 800ff1e:	461e      	mov	r6, r3
 800ff20:	462c      	mov	r4, r5
 800ff22:	4544      	cmp	r4, r8
 800ff24:	d30e      	bcc.n	800ff44 <__mdiff+0xf8>
 800ff26:	f108 0103 	add.w	r1, r8, #3
 800ff2a:	1b49      	subs	r1, r1, r5
 800ff2c:	f021 0103 	bic.w	r1, r1, #3
 800ff30:	3d03      	subs	r5, #3
 800ff32:	45a8      	cmp	r8, r5
 800ff34:	bf38      	it	cc
 800ff36:	2100      	movcc	r1, #0
 800ff38:	440b      	add	r3, r1
 800ff3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ff3e:	b191      	cbz	r1, 800ff66 <__mdiff+0x11a>
 800ff40:	6117      	str	r7, [r2, #16]
 800ff42:	e79d      	b.n	800fe80 <__mdiff+0x34>
 800ff44:	f854 1b04 	ldr.w	r1, [r4], #4
 800ff48:	46e6      	mov	lr, ip
 800ff4a:	0c08      	lsrs	r0, r1, #16
 800ff4c:	fa1c fc81 	uxtah	ip, ip, r1
 800ff50:	4471      	add	r1, lr
 800ff52:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ff56:	b289      	uxth	r1, r1
 800ff58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ff5c:	f846 1b04 	str.w	r1, [r6], #4
 800ff60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff64:	e7dd      	b.n	800ff22 <__mdiff+0xd6>
 800ff66:	3f01      	subs	r7, #1
 800ff68:	e7e7      	b.n	800ff3a <__mdiff+0xee>
 800ff6a:	bf00      	nop
 800ff6c:	08010ada 	.word	0x08010ada
 800ff70:	08010aeb 	.word	0x08010aeb

0800ff74 <__d2b>:
 800ff74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ff78:	460f      	mov	r7, r1
 800ff7a:	2101      	movs	r1, #1
 800ff7c:	ec59 8b10 	vmov	r8, r9, d0
 800ff80:	4616      	mov	r6, r2
 800ff82:	f7ff fccd 	bl	800f920 <_Balloc>
 800ff86:	4604      	mov	r4, r0
 800ff88:	b930      	cbnz	r0, 800ff98 <__d2b+0x24>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	4b23      	ldr	r3, [pc, #140]	@ (801001c <__d2b+0xa8>)
 800ff8e:	4824      	ldr	r0, [pc, #144]	@ (8010020 <__d2b+0xac>)
 800ff90:	f240 310f 	movw	r1, #783	@ 0x30f
 800ff94:	f000 fad6 	bl	8010544 <__assert_func>
 800ff98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ff9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ffa0:	b10d      	cbz	r5, 800ffa6 <__d2b+0x32>
 800ffa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ffa6:	9301      	str	r3, [sp, #4]
 800ffa8:	f1b8 0300 	subs.w	r3, r8, #0
 800ffac:	d023      	beq.n	800fff6 <__d2b+0x82>
 800ffae:	4668      	mov	r0, sp
 800ffb0:	9300      	str	r3, [sp, #0]
 800ffb2:	f7ff fd7c 	bl	800faae <__lo0bits>
 800ffb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ffba:	b1d0      	cbz	r0, 800fff2 <__d2b+0x7e>
 800ffbc:	f1c0 0320 	rsb	r3, r0, #32
 800ffc0:	fa02 f303 	lsl.w	r3, r2, r3
 800ffc4:	430b      	orrs	r3, r1
 800ffc6:	40c2      	lsrs	r2, r0
 800ffc8:	6163      	str	r3, [r4, #20]
 800ffca:	9201      	str	r2, [sp, #4]
 800ffcc:	9b01      	ldr	r3, [sp, #4]
 800ffce:	61a3      	str	r3, [r4, #24]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	bf0c      	ite	eq
 800ffd4:	2201      	moveq	r2, #1
 800ffd6:	2202      	movne	r2, #2
 800ffd8:	6122      	str	r2, [r4, #16]
 800ffda:	b1a5      	cbz	r5, 8010006 <__d2b+0x92>
 800ffdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ffe0:	4405      	add	r5, r0
 800ffe2:	603d      	str	r5, [r7, #0]
 800ffe4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ffe8:	6030      	str	r0, [r6, #0]
 800ffea:	4620      	mov	r0, r4
 800ffec:	b003      	add	sp, #12
 800ffee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fff2:	6161      	str	r1, [r4, #20]
 800fff4:	e7ea      	b.n	800ffcc <__d2b+0x58>
 800fff6:	a801      	add	r0, sp, #4
 800fff8:	f7ff fd59 	bl	800faae <__lo0bits>
 800fffc:	9b01      	ldr	r3, [sp, #4]
 800fffe:	6163      	str	r3, [r4, #20]
 8010000:	3020      	adds	r0, #32
 8010002:	2201      	movs	r2, #1
 8010004:	e7e8      	b.n	800ffd8 <__d2b+0x64>
 8010006:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801000a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801000e:	6038      	str	r0, [r7, #0]
 8010010:	6918      	ldr	r0, [r3, #16]
 8010012:	f7ff fd2d 	bl	800fa70 <__hi0bits>
 8010016:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801001a:	e7e5      	b.n	800ffe8 <__d2b+0x74>
 801001c:	08010ada 	.word	0x08010ada
 8010020:	08010aeb 	.word	0x08010aeb

08010024 <__sfputc_r>:
 8010024:	6893      	ldr	r3, [r2, #8]
 8010026:	3b01      	subs	r3, #1
 8010028:	2b00      	cmp	r3, #0
 801002a:	b410      	push	{r4}
 801002c:	6093      	str	r3, [r2, #8]
 801002e:	da08      	bge.n	8010042 <__sfputc_r+0x1e>
 8010030:	6994      	ldr	r4, [r2, #24]
 8010032:	42a3      	cmp	r3, r4
 8010034:	db01      	blt.n	801003a <__sfputc_r+0x16>
 8010036:	290a      	cmp	r1, #10
 8010038:	d103      	bne.n	8010042 <__sfputc_r+0x1e>
 801003a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801003e:	f7fe bc0e 	b.w	800e85e <__swbuf_r>
 8010042:	6813      	ldr	r3, [r2, #0]
 8010044:	1c58      	adds	r0, r3, #1
 8010046:	6010      	str	r0, [r2, #0]
 8010048:	7019      	strb	r1, [r3, #0]
 801004a:	4608      	mov	r0, r1
 801004c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010050:	4770      	bx	lr

08010052 <__sfputs_r>:
 8010052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010054:	4606      	mov	r6, r0
 8010056:	460f      	mov	r7, r1
 8010058:	4614      	mov	r4, r2
 801005a:	18d5      	adds	r5, r2, r3
 801005c:	42ac      	cmp	r4, r5
 801005e:	d101      	bne.n	8010064 <__sfputs_r+0x12>
 8010060:	2000      	movs	r0, #0
 8010062:	e007      	b.n	8010074 <__sfputs_r+0x22>
 8010064:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010068:	463a      	mov	r2, r7
 801006a:	4630      	mov	r0, r6
 801006c:	f7ff ffda 	bl	8010024 <__sfputc_r>
 8010070:	1c43      	adds	r3, r0, #1
 8010072:	d1f3      	bne.n	801005c <__sfputs_r+0xa>
 8010074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010078 <_vfiprintf_r>:
 8010078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801007c:	460d      	mov	r5, r1
 801007e:	b09d      	sub	sp, #116	@ 0x74
 8010080:	4614      	mov	r4, r2
 8010082:	4698      	mov	r8, r3
 8010084:	4606      	mov	r6, r0
 8010086:	b118      	cbz	r0, 8010090 <_vfiprintf_r+0x18>
 8010088:	6a03      	ldr	r3, [r0, #32]
 801008a:	b90b      	cbnz	r3, 8010090 <_vfiprintf_r+0x18>
 801008c:	f7fe fafe 	bl	800e68c <__sinit>
 8010090:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010092:	07d9      	lsls	r1, r3, #31
 8010094:	d405      	bmi.n	80100a2 <_vfiprintf_r+0x2a>
 8010096:	89ab      	ldrh	r3, [r5, #12]
 8010098:	059a      	lsls	r2, r3, #22
 801009a:	d402      	bmi.n	80100a2 <_vfiprintf_r+0x2a>
 801009c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801009e:	f7fe fcf0 	bl	800ea82 <__retarget_lock_acquire_recursive>
 80100a2:	89ab      	ldrh	r3, [r5, #12]
 80100a4:	071b      	lsls	r3, r3, #28
 80100a6:	d501      	bpl.n	80100ac <_vfiprintf_r+0x34>
 80100a8:	692b      	ldr	r3, [r5, #16]
 80100aa:	b99b      	cbnz	r3, 80100d4 <_vfiprintf_r+0x5c>
 80100ac:	4629      	mov	r1, r5
 80100ae:	4630      	mov	r0, r6
 80100b0:	f7fe fc14 	bl	800e8dc <__swsetup_r>
 80100b4:	b170      	cbz	r0, 80100d4 <_vfiprintf_r+0x5c>
 80100b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100b8:	07dc      	lsls	r4, r3, #31
 80100ba:	d504      	bpl.n	80100c6 <_vfiprintf_r+0x4e>
 80100bc:	f04f 30ff 	mov.w	r0, #4294967295
 80100c0:	b01d      	add	sp, #116	@ 0x74
 80100c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100c6:	89ab      	ldrh	r3, [r5, #12]
 80100c8:	0598      	lsls	r0, r3, #22
 80100ca:	d4f7      	bmi.n	80100bc <_vfiprintf_r+0x44>
 80100cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100ce:	f7fe fcd9 	bl	800ea84 <__retarget_lock_release_recursive>
 80100d2:	e7f3      	b.n	80100bc <_vfiprintf_r+0x44>
 80100d4:	2300      	movs	r3, #0
 80100d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80100d8:	2320      	movs	r3, #32
 80100da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100de:	f8cd 800c 	str.w	r8, [sp, #12]
 80100e2:	2330      	movs	r3, #48	@ 0x30
 80100e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010294 <_vfiprintf_r+0x21c>
 80100e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100ec:	f04f 0901 	mov.w	r9, #1
 80100f0:	4623      	mov	r3, r4
 80100f2:	469a      	mov	sl, r3
 80100f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100f8:	b10a      	cbz	r2, 80100fe <_vfiprintf_r+0x86>
 80100fa:	2a25      	cmp	r2, #37	@ 0x25
 80100fc:	d1f9      	bne.n	80100f2 <_vfiprintf_r+0x7a>
 80100fe:	ebba 0b04 	subs.w	fp, sl, r4
 8010102:	d00b      	beq.n	801011c <_vfiprintf_r+0xa4>
 8010104:	465b      	mov	r3, fp
 8010106:	4622      	mov	r2, r4
 8010108:	4629      	mov	r1, r5
 801010a:	4630      	mov	r0, r6
 801010c:	f7ff ffa1 	bl	8010052 <__sfputs_r>
 8010110:	3001      	adds	r0, #1
 8010112:	f000 80a7 	beq.w	8010264 <_vfiprintf_r+0x1ec>
 8010116:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010118:	445a      	add	r2, fp
 801011a:	9209      	str	r2, [sp, #36]	@ 0x24
 801011c:	f89a 3000 	ldrb.w	r3, [sl]
 8010120:	2b00      	cmp	r3, #0
 8010122:	f000 809f 	beq.w	8010264 <_vfiprintf_r+0x1ec>
 8010126:	2300      	movs	r3, #0
 8010128:	f04f 32ff 	mov.w	r2, #4294967295
 801012c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010130:	f10a 0a01 	add.w	sl, sl, #1
 8010134:	9304      	str	r3, [sp, #16]
 8010136:	9307      	str	r3, [sp, #28]
 8010138:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801013c:	931a      	str	r3, [sp, #104]	@ 0x68
 801013e:	4654      	mov	r4, sl
 8010140:	2205      	movs	r2, #5
 8010142:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010146:	4853      	ldr	r0, [pc, #332]	@ (8010294 <_vfiprintf_r+0x21c>)
 8010148:	f7f0 f862 	bl	8000210 <memchr>
 801014c:	9a04      	ldr	r2, [sp, #16]
 801014e:	b9d8      	cbnz	r0, 8010188 <_vfiprintf_r+0x110>
 8010150:	06d1      	lsls	r1, r2, #27
 8010152:	bf44      	itt	mi
 8010154:	2320      	movmi	r3, #32
 8010156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801015a:	0713      	lsls	r3, r2, #28
 801015c:	bf44      	itt	mi
 801015e:	232b      	movmi	r3, #43	@ 0x2b
 8010160:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010164:	f89a 3000 	ldrb.w	r3, [sl]
 8010168:	2b2a      	cmp	r3, #42	@ 0x2a
 801016a:	d015      	beq.n	8010198 <_vfiprintf_r+0x120>
 801016c:	9a07      	ldr	r2, [sp, #28]
 801016e:	4654      	mov	r4, sl
 8010170:	2000      	movs	r0, #0
 8010172:	f04f 0c0a 	mov.w	ip, #10
 8010176:	4621      	mov	r1, r4
 8010178:	f811 3b01 	ldrb.w	r3, [r1], #1
 801017c:	3b30      	subs	r3, #48	@ 0x30
 801017e:	2b09      	cmp	r3, #9
 8010180:	d94b      	bls.n	801021a <_vfiprintf_r+0x1a2>
 8010182:	b1b0      	cbz	r0, 80101b2 <_vfiprintf_r+0x13a>
 8010184:	9207      	str	r2, [sp, #28]
 8010186:	e014      	b.n	80101b2 <_vfiprintf_r+0x13a>
 8010188:	eba0 0308 	sub.w	r3, r0, r8
 801018c:	fa09 f303 	lsl.w	r3, r9, r3
 8010190:	4313      	orrs	r3, r2
 8010192:	9304      	str	r3, [sp, #16]
 8010194:	46a2      	mov	sl, r4
 8010196:	e7d2      	b.n	801013e <_vfiprintf_r+0xc6>
 8010198:	9b03      	ldr	r3, [sp, #12]
 801019a:	1d19      	adds	r1, r3, #4
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	9103      	str	r1, [sp, #12]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	bfbb      	ittet	lt
 80101a4:	425b      	neglt	r3, r3
 80101a6:	f042 0202 	orrlt.w	r2, r2, #2
 80101aa:	9307      	strge	r3, [sp, #28]
 80101ac:	9307      	strlt	r3, [sp, #28]
 80101ae:	bfb8      	it	lt
 80101b0:	9204      	strlt	r2, [sp, #16]
 80101b2:	7823      	ldrb	r3, [r4, #0]
 80101b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80101b6:	d10a      	bne.n	80101ce <_vfiprintf_r+0x156>
 80101b8:	7863      	ldrb	r3, [r4, #1]
 80101ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80101bc:	d132      	bne.n	8010224 <_vfiprintf_r+0x1ac>
 80101be:	9b03      	ldr	r3, [sp, #12]
 80101c0:	1d1a      	adds	r2, r3, #4
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	9203      	str	r2, [sp, #12]
 80101c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80101ca:	3402      	adds	r4, #2
 80101cc:	9305      	str	r3, [sp, #20]
 80101ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80102a4 <_vfiprintf_r+0x22c>
 80101d2:	7821      	ldrb	r1, [r4, #0]
 80101d4:	2203      	movs	r2, #3
 80101d6:	4650      	mov	r0, sl
 80101d8:	f7f0 f81a 	bl	8000210 <memchr>
 80101dc:	b138      	cbz	r0, 80101ee <_vfiprintf_r+0x176>
 80101de:	9b04      	ldr	r3, [sp, #16]
 80101e0:	eba0 000a 	sub.w	r0, r0, sl
 80101e4:	2240      	movs	r2, #64	@ 0x40
 80101e6:	4082      	lsls	r2, r0
 80101e8:	4313      	orrs	r3, r2
 80101ea:	3401      	adds	r4, #1
 80101ec:	9304      	str	r3, [sp, #16]
 80101ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101f2:	4829      	ldr	r0, [pc, #164]	@ (8010298 <_vfiprintf_r+0x220>)
 80101f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80101f8:	2206      	movs	r2, #6
 80101fa:	f7f0 f809 	bl	8000210 <memchr>
 80101fe:	2800      	cmp	r0, #0
 8010200:	d03f      	beq.n	8010282 <_vfiprintf_r+0x20a>
 8010202:	4b26      	ldr	r3, [pc, #152]	@ (801029c <_vfiprintf_r+0x224>)
 8010204:	bb1b      	cbnz	r3, 801024e <_vfiprintf_r+0x1d6>
 8010206:	9b03      	ldr	r3, [sp, #12]
 8010208:	3307      	adds	r3, #7
 801020a:	f023 0307 	bic.w	r3, r3, #7
 801020e:	3308      	adds	r3, #8
 8010210:	9303      	str	r3, [sp, #12]
 8010212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010214:	443b      	add	r3, r7
 8010216:	9309      	str	r3, [sp, #36]	@ 0x24
 8010218:	e76a      	b.n	80100f0 <_vfiprintf_r+0x78>
 801021a:	fb0c 3202 	mla	r2, ip, r2, r3
 801021e:	460c      	mov	r4, r1
 8010220:	2001      	movs	r0, #1
 8010222:	e7a8      	b.n	8010176 <_vfiprintf_r+0xfe>
 8010224:	2300      	movs	r3, #0
 8010226:	3401      	adds	r4, #1
 8010228:	9305      	str	r3, [sp, #20]
 801022a:	4619      	mov	r1, r3
 801022c:	f04f 0c0a 	mov.w	ip, #10
 8010230:	4620      	mov	r0, r4
 8010232:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010236:	3a30      	subs	r2, #48	@ 0x30
 8010238:	2a09      	cmp	r2, #9
 801023a:	d903      	bls.n	8010244 <_vfiprintf_r+0x1cc>
 801023c:	2b00      	cmp	r3, #0
 801023e:	d0c6      	beq.n	80101ce <_vfiprintf_r+0x156>
 8010240:	9105      	str	r1, [sp, #20]
 8010242:	e7c4      	b.n	80101ce <_vfiprintf_r+0x156>
 8010244:	fb0c 2101 	mla	r1, ip, r1, r2
 8010248:	4604      	mov	r4, r0
 801024a:	2301      	movs	r3, #1
 801024c:	e7f0      	b.n	8010230 <_vfiprintf_r+0x1b8>
 801024e:	ab03      	add	r3, sp, #12
 8010250:	9300      	str	r3, [sp, #0]
 8010252:	462a      	mov	r2, r5
 8010254:	4b12      	ldr	r3, [pc, #72]	@ (80102a0 <_vfiprintf_r+0x228>)
 8010256:	a904      	add	r1, sp, #16
 8010258:	4630      	mov	r0, r6
 801025a:	f7fd fdd3 	bl	800de04 <_printf_float>
 801025e:	4607      	mov	r7, r0
 8010260:	1c78      	adds	r0, r7, #1
 8010262:	d1d6      	bne.n	8010212 <_vfiprintf_r+0x19a>
 8010264:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010266:	07d9      	lsls	r1, r3, #31
 8010268:	d405      	bmi.n	8010276 <_vfiprintf_r+0x1fe>
 801026a:	89ab      	ldrh	r3, [r5, #12]
 801026c:	059a      	lsls	r2, r3, #22
 801026e:	d402      	bmi.n	8010276 <_vfiprintf_r+0x1fe>
 8010270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010272:	f7fe fc07 	bl	800ea84 <__retarget_lock_release_recursive>
 8010276:	89ab      	ldrh	r3, [r5, #12]
 8010278:	065b      	lsls	r3, r3, #25
 801027a:	f53f af1f 	bmi.w	80100bc <_vfiprintf_r+0x44>
 801027e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010280:	e71e      	b.n	80100c0 <_vfiprintf_r+0x48>
 8010282:	ab03      	add	r3, sp, #12
 8010284:	9300      	str	r3, [sp, #0]
 8010286:	462a      	mov	r2, r5
 8010288:	4b05      	ldr	r3, [pc, #20]	@ (80102a0 <_vfiprintf_r+0x228>)
 801028a:	a904      	add	r1, sp, #16
 801028c:	4630      	mov	r0, r6
 801028e:	f7fe f851 	bl	800e334 <_printf_i>
 8010292:	e7e4      	b.n	801025e <_vfiprintf_r+0x1e6>
 8010294:	08010c40 	.word	0x08010c40
 8010298:	08010c4a 	.word	0x08010c4a
 801029c:	0800de05 	.word	0x0800de05
 80102a0:	08010053 	.word	0x08010053
 80102a4:	08010c46 	.word	0x08010c46

080102a8 <__sflush_r>:
 80102a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80102ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102b0:	0716      	lsls	r6, r2, #28
 80102b2:	4605      	mov	r5, r0
 80102b4:	460c      	mov	r4, r1
 80102b6:	d454      	bmi.n	8010362 <__sflush_r+0xba>
 80102b8:	684b      	ldr	r3, [r1, #4]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	dc02      	bgt.n	80102c4 <__sflush_r+0x1c>
 80102be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	dd48      	ble.n	8010356 <__sflush_r+0xae>
 80102c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80102c6:	2e00      	cmp	r6, #0
 80102c8:	d045      	beq.n	8010356 <__sflush_r+0xae>
 80102ca:	2300      	movs	r3, #0
 80102cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80102d0:	682f      	ldr	r7, [r5, #0]
 80102d2:	6a21      	ldr	r1, [r4, #32]
 80102d4:	602b      	str	r3, [r5, #0]
 80102d6:	d030      	beq.n	801033a <__sflush_r+0x92>
 80102d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80102da:	89a3      	ldrh	r3, [r4, #12]
 80102dc:	0759      	lsls	r1, r3, #29
 80102de:	d505      	bpl.n	80102ec <__sflush_r+0x44>
 80102e0:	6863      	ldr	r3, [r4, #4]
 80102e2:	1ad2      	subs	r2, r2, r3
 80102e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80102e6:	b10b      	cbz	r3, 80102ec <__sflush_r+0x44>
 80102e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80102ea:	1ad2      	subs	r2, r2, r3
 80102ec:	2300      	movs	r3, #0
 80102ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80102f0:	6a21      	ldr	r1, [r4, #32]
 80102f2:	4628      	mov	r0, r5
 80102f4:	47b0      	blx	r6
 80102f6:	1c43      	adds	r3, r0, #1
 80102f8:	89a3      	ldrh	r3, [r4, #12]
 80102fa:	d106      	bne.n	801030a <__sflush_r+0x62>
 80102fc:	6829      	ldr	r1, [r5, #0]
 80102fe:	291d      	cmp	r1, #29
 8010300:	d82b      	bhi.n	801035a <__sflush_r+0xb2>
 8010302:	4a2a      	ldr	r2, [pc, #168]	@ (80103ac <__sflush_r+0x104>)
 8010304:	410a      	asrs	r2, r1
 8010306:	07d6      	lsls	r6, r2, #31
 8010308:	d427      	bmi.n	801035a <__sflush_r+0xb2>
 801030a:	2200      	movs	r2, #0
 801030c:	6062      	str	r2, [r4, #4]
 801030e:	04d9      	lsls	r1, r3, #19
 8010310:	6922      	ldr	r2, [r4, #16]
 8010312:	6022      	str	r2, [r4, #0]
 8010314:	d504      	bpl.n	8010320 <__sflush_r+0x78>
 8010316:	1c42      	adds	r2, r0, #1
 8010318:	d101      	bne.n	801031e <__sflush_r+0x76>
 801031a:	682b      	ldr	r3, [r5, #0]
 801031c:	b903      	cbnz	r3, 8010320 <__sflush_r+0x78>
 801031e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010320:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010322:	602f      	str	r7, [r5, #0]
 8010324:	b1b9      	cbz	r1, 8010356 <__sflush_r+0xae>
 8010326:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801032a:	4299      	cmp	r1, r3
 801032c:	d002      	beq.n	8010334 <__sflush_r+0x8c>
 801032e:	4628      	mov	r0, r5
 8010330:	f7ff f9f6 	bl	800f720 <_free_r>
 8010334:	2300      	movs	r3, #0
 8010336:	6363      	str	r3, [r4, #52]	@ 0x34
 8010338:	e00d      	b.n	8010356 <__sflush_r+0xae>
 801033a:	2301      	movs	r3, #1
 801033c:	4628      	mov	r0, r5
 801033e:	47b0      	blx	r6
 8010340:	4602      	mov	r2, r0
 8010342:	1c50      	adds	r0, r2, #1
 8010344:	d1c9      	bne.n	80102da <__sflush_r+0x32>
 8010346:	682b      	ldr	r3, [r5, #0]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d0c6      	beq.n	80102da <__sflush_r+0x32>
 801034c:	2b1d      	cmp	r3, #29
 801034e:	d001      	beq.n	8010354 <__sflush_r+0xac>
 8010350:	2b16      	cmp	r3, #22
 8010352:	d11e      	bne.n	8010392 <__sflush_r+0xea>
 8010354:	602f      	str	r7, [r5, #0]
 8010356:	2000      	movs	r0, #0
 8010358:	e022      	b.n	80103a0 <__sflush_r+0xf8>
 801035a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801035e:	b21b      	sxth	r3, r3
 8010360:	e01b      	b.n	801039a <__sflush_r+0xf2>
 8010362:	690f      	ldr	r7, [r1, #16]
 8010364:	2f00      	cmp	r7, #0
 8010366:	d0f6      	beq.n	8010356 <__sflush_r+0xae>
 8010368:	0793      	lsls	r3, r2, #30
 801036a:	680e      	ldr	r6, [r1, #0]
 801036c:	bf08      	it	eq
 801036e:	694b      	ldreq	r3, [r1, #20]
 8010370:	600f      	str	r7, [r1, #0]
 8010372:	bf18      	it	ne
 8010374:	2300      	movne	r3, #0
 8010376:	eba6 0807 	sub.w	r8, r6, r7
 801037a:	608b      	str	r3, [r1, #8]
 801037c:	f1b8 0f00 	cmp.w	r8, #0
 8010380:	dde9      	ble.n	8010356 <__sflush_r+0xae>
 8010382:	6a21      	ldr	r1, [r4, #32]
 8010384:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010386:	4643      	mov	r3, r8
 8010388:	463a      	mov	r2, r7
 801038a:	4628      	mov	r0, r5
 801038c:	47b0      	blx	r6
 801038e:	2800      	cmp	r0, #0
 8010390:	dc08      	bgt.n	80103a4 <__sflush_r+0xfc>
 8010392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801039a:	81a3      	strh	r3, [r4, #12]
 801039c:	f04f 30ff 	mov.w	r0, #4294967295
 80103a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103a4:	4407      	add	r7, r0
 80103a6:	eba8 0800 	sub.w	r8, r8, r0
 80103aa:	e7e7      	b.n	801037c <__sflush_r+0xd4>
 80103ac:	dfbffffe 	.word	0xdfbffffe

080103b0 <_fflush_r>:
 80103b0:	b538      	push	{r3, r4, r5, lr}
 80103b2:	690b      	ldr	r3, [r1, #16]
 80103b4:	4605      	mov	r5, r0
 80103b6:	460c      	mov	r4, r1
 80103b8:	b913      	cbnz	r3, 80103c0 <_fflush_r+0x10>
 80103ba:	2500      	movs	r5, #0
 80103bc:	4628      	mov	r0, r5
 80103be:	bd38      	pop	{r3, r4, r5, pc}
 80103c0:	b118      	cbz	r0, 80103ca <_fflush_r+0x1a>
 80103c2:	6a03      	ldr	r3, [r0, #32]
 80103c4:	b90b      	cbnz	r3, 80103ca <_fflush_r+0x1a>
 80103c6:	f7fe f961 	bl	800e68c <__sinit>
 80103ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d0f3      	beq.n	80103ba <_fflush_r+0xa>
 80103d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80103d4:	07d0      	lsls	r0, r2, #31
 80103d6:	d404      	bmi.n	80103e2 <_fflush_r+0x32>
 80103d8:	0599      	lsls	r1, r3, #22
 80103da:	d402      	bmi.n	80103e2 <_fflush_r+0x32>
 80103dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80103de:	f7fe fb50 	bl	800ea82 <__retarget_lock_acquire_recursive>
 80103e2:	4628      	mov	r0, r5
 80103e4:	4621      	mov	r1, r4
 80103e6:	f7ff ff5f 	bl	80102a8 <__sflush_r>
 80103ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80103ec:	07da      	lsls	r2, r3, #31
 80103ee:	4605      	mov	r5, r0
 80103f0:	d4e4      	bmi.n	80103bc <_fflush_r+0xc>
 80103f2:	89a3      	ldrh	r3, [r4, #12]
 80103f4:	059b      	lsls	r3, r3, #22
 80103f6:	d4e1      	bmi.n	80103bc <_fflush_r+0xc>
 80103f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80103fa:	f7fe fb43 	bl	800ea84 <__retarget_lock_release_recursive>
 80103fe:	e7dd      	b.n	80103bc <_fflush_r+0xc>

08010400 <__swhatbuf_r>:
 8010400:	b570      	push	{r4, r5, r6, lr}
 8010402:	460c      	mov	r4, r1
 8010404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010408:	2900      	cmp	r1, #0
 801040a:	b096      	sub	sp, #88	@ 0x58
 801040c:	4615      	mov	r5, r2
 801040e:	461e      	mov	r6, r3
 8010410:	da0d      	bge.n	801042e <__swhatbuf_r+0x2e>
 8010412:	89a3      	ldrh	r3, [r4, #12]
 8010414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010418:	f04f 0100 	mov.w	r1, #0
 801041c:	bf14      	ite	ne
 801041e:	2340      	movne	r3, #64	@ 0x40
 8010420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010424:	2000      	movs	r0, #0
 8010426:	6031      	str	r1, [r6, #0]
 8010428:	602b      	str	r3, [r5, #0]
 801042a:	b016      	add	sp, #88	@ 0x58
 801042c:	bd70      	pop	{r4, r5, r6, pc}
 801042e:	466a      	mov	r2, sp
 8010430:	f000 f848 	bl	80104c4 <_fstat_r>
 8010434:	2800      	cmp	r0, #0
 8010436:	dbec      	blt.n	8010412 <__swhatbuf_r+0x12>
 8010438:	9901      	ldr	r1, [sp, #4]
 801043a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801043e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010442:	4259      	negs	r1, r3
 8010444:	4159      	adcs	r1, r3
 8010446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801044a:	e7eb      	b.n	8010424 <__swhatbuf_r+0x24>

0801044c <__smakebuf_r>:
 801044c:	898b      	ldrh	r3, [r1, #12]
 801044e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010450:	079d      	lsls	r5, r3, #30
 8010452:	4606      	mov	r6, r0
 8010454:	460c      	mov	r4, r1
 8010456:	d507      	bpl.n	8010468 <__smakebuf_r+0x1c>
 8010458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801045c:	6023      	str	r3, [r4, #0]
 801045e:	6123      	str	r3, [r4, #16]
 8010460:	2301      	movs	r3, #1
 8010462:	6163      	str	r3, [r4, #20]
 8010464:	b003      	add	sp, #12
 8010466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010468:	ab01      	add	r3, sp, #4
 801046a:	466a      	mov	r2, sp
 801046c:	f7ff ffc8 	bl	8010400 <__swhatbuf_r>
 8010470:	9f00      	ldr	r7, [sp, #0]
 8010472:	4605      	mov	r5, r0
 8010474:	4639      	mov	r1, r7
 8010476:	4630      	mov	r0, r6
 8010478:	f7ff f9c6 	bl	800f808 <_malloc_r>
 801047c:	b948      	cbnz	r0, 8010492 <__smakebuf_r+0x46>
 801047e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010482:	059a      	lsls	r2, r3, #22
 8010484:	d4ee      	bmi.n	8010464 <__smakebuf_r+0x18>
 8010486:	f023 0303 	bic.w	r3, r3, #3
 801048a:	f043 0302 	orr.w	r3, r3, #2
 801048e:	81a3      	strh	r3, [r4, #12]
 8010490:	e7e2      	b.n	8010458 <__smakebuf_r+0xc>
 8010492:	89a3      	ldrh	r3, [r4, #12]
 8010494:	6020      	str	r0, [r4, #0]
 8010496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801049a:	81a3      	strh	r3, [r4, #12]
 801049c:	9b01      	ldr	r3, [sp, #4]
 801049e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80104a2:	b15b      	cbz	r3, 80104bc <__smakebuf_r+0x70>
 80104a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80104a8:	4630      	mov	r0, r6
 80104aa:	f000 f81d 	bl	80104e8 <_isatty_r>
 80104ae:	b128      	cbz	r0, 80104bc <__smakebuf_r+0x70>
 80104b0:	89a3      	ldrh	r3, [r4, #12]
 80104b2:	f023 0303 	bic.w	r3, r3, #3
 80104b6:	f043 0301 	orr.w	r3, r3, #1
 80104ba:	81a3      	strh	r3, [r4, #12]
 80104bc:	89a3      	ldrh	r3, [r4, #12]
 80104be:	431d      	orrs	r5, r3
 80104c0:	81a5      	strh	r5, [r4, #12]
 80104c2:	e7cf      	b.n	8010464 <__smakebuf_r+0x18>

080104c4 <_fstat_r>:
 80104c4:	b538      	push	{r3, r4, r5, lr}
 80104c6:	4d07      	ldr	r5, [pc, #28]	@ (80104e4 <_fstat_r+0x20>)
 80104c8:	2300      	movs	r3, #0
 80104ca:	4604      	mov	r4, r0
 80104cc:	4608      	mov	r0, r1
 80104ce:	4611      	mov	r1, r2
 80104d0:	602b      	str	r3, [r5, #0]
 80104d2:	f7f1 fb53 	bl	8001b7c <_fstat>
 80104d6:	1c43      	adds	r3, r0, #1
 80104d8:	d102      	bne.n	80104e0 <_fstat_r+0x1c>
 80104da:	682b      	ldr	r3, [r5, #0]
 80104dc:	b103      	cbz	r3, 80104e0 <_fstat_r+0x1c>
 80104de:	6023      	str	r3, [r4, #0]
 80104e0:	bd38      	pop	{r3, r4, r5, pc}
 80104e2:	bf00      	nop
 80104e4:	20005764 	.word	0x20005764

080104e8 <_isatty_r>:
 80104e8:	b538      	push	{r3, r4, r5, lr}
 80104ea:	4d06      	ldr	r5, [pc, #24]	@ (8010504 <_isatty_r+0x1c>)
 80104ec:	2300      	movs	r3, #0
 80104ee:	4604      	mov	r4, r0
 80104f0:	4608      	mov	r0, r1
 80104f2:	602b      	str	r3, [r5, #0]
 80104f4:	f7f1 fb52 	bl	8001b9c <_isatty>
 80104f8:	1c43      	adds	r3, r0, #1
 80104fa:	d102      	bne.n	8010502 <_isatty_r+0x1a>
 80104fc:	682b      	ldr	r3, [r5, #0]
 80104fe:	b103      	cbz	r3, 8010502 <_isatty_r+0x1a>
 8010500:	6023      	str	r3, [r4, #0]
 8010502:	bd38      	pop	{r3, r4, r5, pc}
 8010504:	20005764 	.word	0x20005764

08010508 <_sbrk_r>:
 8010508:	b538      	push	{r3, r4, r5, lr}
 801050a:	4d06      	ldr	r5, [pc, #24]	@ (8010524 <_sbrk_r+0x1c>)
 801050c:	2300      	movs	r3, #0
 801050e:	4604      	mov	r4, r0
 8010510:	4608      	mov	r0, r1
 8010512:	602b      	str	r3, [r5, #0]
 8010514:	f7f1 fb5a 	bl	8001bcc <_sbrk>
 8010518:	1c43      	adds	r3, r0, #1
 801051a:	d102      	bne.n	8010522 <_sbrk_r+0x1a>
 801051c:	682b      	ldr	r3, [r5, #0]
 801051e:	b103      	cbz	r3, 8010522 <_sbrk_r+0x1a>
 8010520:	6023      	str	r3, [r4, #0]
 8010522:	bd38      	pop	{r3, r4, r5, pc}
 8010524:	20005764 	.word	0x20005764

08010528 <memcpy>:
 8010528:	440a      	add	r2, r1
 801052a:	4291      	cmp	r1, r2
 801052c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010530:	d100      	bne.n	8010534 <memcpy+0xc>
 8010532:	4770      	bx	lr
 8010534:	b510      	push	{r4, lr}
 8010536:	f811 4b01 	ldrb.w	r4, [r1], #1
 801053a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801053e:	4291      	cmp	r1, r2
 8010540:	d1f9      	bne.n	8010536 <memcpy+0xe>
 8010542:	bd10      	pop	{r4, pc}

08010544 <__assert_func>:
 8010544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010546:	4614      	mov	r4, r2
 8010548:	461a      	mov	r2, r3
 801054a:	4b09      	ldr	r3, [pc, #36]	@ (8010570 <__assert_func+0x2c>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	4605      	mov	r5, r0
 8010550:	68d8      	ldr	r0, [r3, #12]
 8010552:	b954      	cbnz	r4, 801056a <__assert_func+0x26>
 8010554:	4b07      	ldr	r3, [pc, #28]	@ (8010574 <__assert_func+0x30>)
 8010556:	461c      	mov	r4, r3
 8010558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801055c:	9100      	str	r1, [sp, #0]
 801055e:	462b      	mov	r3, r5
 8010560:	4905      	ldr	r1, [pc, #20]	@ (8010578 <__assert_func+0x34>)
 8010562:	f000 f841 	bl	80105e8 <fiprintf>
 8010566:	f000 f851 	bl	801060c <abort>
 801056a:	4b04      	ldr	r3, [pc, #16]	@ (801057c <__assert_func+0x38>)
 801056c:	e7f4      	b.n	8010558 <__assert_func+0x14>
 801056e:	bf00      	nop
 8010570:	20000058 	.word	0x20000058
 8010574:	08010c96 	.word	0x08010c96
 8010578:	08010c68 	.word	0x08010c68
 801057c:	08010c5b 	.word	0x08010c5b

08010580 <_calloc_r>:
 8010580:	b570      	push	{r4, r5, r6, lr}
 8010582:	fba1 5402 	umull	r5, r4, r1, r2
 8010586:	b93c      	cbnz	r4, 8010598 <_calloc_r+0x18>
 8010588:	4629      	mov	r1, r5
 801058a:	f7ff f93d 	bl	800f808 <_malloc_r>
 801058e:	4606      	mov	r6, r0
 8010590:	b928      	cbnz	r0, 801059e <_calloc_r+0x1e>
 8010592:	2600      	movs	r6, #0
 8010594:	4630      	mov	r0, r6
 8010596:	bd70      	pop	{r4, r5, r6, pc}
 8010598:	220c      	movs	r2, #12
 801059a:	6002      	str	r2, [r0, #0]
 801059c:	e7f9      	b.n	8010592 <_calloc_r+0x12>
 801059e:	462a      	mov	r2, r5
 80105a0:	4621      	mov	r1, r4
 80105a2:	f7fe f9f1 	bl	800e988 <memset>
 80105a6:	e7f5      	b.n	8010594 <_calloc_r+0x14>

080105a8 <__ascii_mbtowc>:
 80105a8:	b082      	sub	sp, #8
 80105aa:	b901      	cbnz	r1, 80105ae <__ascii_mbtowc+0x6>
 80105ac:	a901      	add	r1, sp, #4
 80105ae:	b142      	cbz	r2, 80105c2 <__ascii_mbtowc+0x1a>
 80105b0:	b14b      	cbz	r3, 80105c6 <__ascii_mbtowc+0x1e>
 80105b2:	7813      	ldrb	r3, [r2, #0]
 80105b4:	600b      	str	r3, [r1, #0]
 80105b6:	7812      	ldrb	r2, [r2, #0]
 80105b8:	1e10      	subs	r0, r2, #0
 80105ba:	bf18      	it	ne
 80105bc:	2001      	movne	r0, #1
 80105be:	b002      	add	sp, #8
 80105c0:	4770      	bx	lr
 80105c2:	4610      	mov	r0, r2
 80105c4:	e7fb      	b.n	80105be <__ascii_mbtowc+0x16>
 80105c6:	f06f 0001 	mvn.w	r0, #1
 80105ca:	e7f8      	b.n	80105be <__ascii_mbtowc+0x16>

080105cc <__ascii_wctomb>:
 80105cc:	4603      	mov	r3, r0
 80105ce:	4608      	mov	r0, r1
 80105d0:	b141      	cbz	r1, 80105e4 <__ascii_wctomb+0x18>
 80105d2:	2aff      	cmp	r2, #255	@ 0xff
 80105d4:	d904      	bls.n	80105e0 <__ascii_wctomb+0x14>
 80105d6:	228a      	movs	r2, #138	@ 0x8a
 80105d8:	601a      	str	r2, [r3, #0]
 80105da:	f04f 30ff 	mov.w	r0, #4294967295
 80105de:	4770      	bx	lr
 80105e0:	700a      	strb	r2, [r1, #0]
 80105e2:	2001      	movs	r0, #1
 80105e4:	4770      	bx	lr
	...

080105e8 <fiprintf>:
 80105e8:	b40e      	push	{r1, r2, r3}
 80105ea:	b503      	push	{r0, r1, lr}
 80105ec:	4601      	mov	r1, r0
 80105ee:	ab03      	add	r3, sp, #12
 80105f0:	4805      	ldr	r0, [pc, #20]	@ (8010608 <fiprintf+0x20>)
 80105f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80105f6:	6800      	ldr	r0, [r0, #0]
 80105f8:	9301      	str	r3, [sp, #4]
 80105fa:	f7ff fd3d 	bl	8010078 <_vfiprintf_r>
 80105fe:	b002      	add	sp, #8
 8010600:	f85d eb04 	ldr.w	lr, [sp], #4
 8010604:	b003      	add	sp, #12
 8010606:	4770      	bx	lr
 8010608:	20000058 	.word	0x20000058

0801060c <abort>:
 801060c:	b508      	push	{r3, lr}
 801060e:	2006      	movs	r0, #6
 8010610:	f000 f82c 	bl	801066c <raise>
 8010614:	2001      	movs	r0, #1
 8010616:	f7f1 fa61 	bl	8001adc <_exit>

0801061a <_raise_r>:
 801061a:	291f      	cmp	r1, #31
 801061c:	b538      	push	{r3, r4, r5, lr}
 801061e:	4605      	mov	r5, r0
 8010620:	460c      	mov	r4, r1
 8010622:	d904      	bls.n	801062e <_raise_r+0x14>
 8010624:	2316      	movs	r3, #22
 8010626:	6003      	str	r3, [r0, #0]
 8010628:	f04f 30ff 	mov.w	r0, #4294967295
 801062c:	bd38      	pop	{r3, r4, r5, pc}
 801062e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010630:	b112      	cbz	r2, 8010638 <_raise_r+0x1e>
 8010632:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010636:	b94b      	cbnz	r3, 801064c <_raise_r+0x32>
 8010638:	4628      	mov	r0, r5
 801063a:	f000 f831 	bl	80106a0 <_getpid_r>
 801063e:	4622      	mov	r2, r4
 8010640:	4601      	mov	r1, r0
 8010642:	4628      	mov	r0, r5
 8010644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010648:	f000 b818 	b.w	801067c <_kill_r>
 801064c:	2b01      	cmp	r3, #1
 801064e:	d00a      	beq.n	8010666 <_raise_r+0x4c>
 8010650:	1c59      	adds	r1, r3, #1
 8010652:	d103      	bne.n	801065c <_raise_r+0x42>
 8010654:	2316      	movs	r3, #22
 8010656:	6003      	str	r3, [r0, #0]
 8010658:	2001      	movs	r0, #1
 801065a:	e7e7      	b.n	801062c <_raise_r+0x12>
 801065c:	2100      	movs	r1, #0
 801065e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010662:	4620      	mov	r0, r4
 8010664:	4798      	blx	r3
 8010666:	2000      	movs	r0, #0
 8010668:	e7e0      	b.n	801062c <_raise_r+0x12>
	...

0801066c <raise>:
 801066c:	4b02      	ldr	r3, [pc, #8]	@ (8010678 <raise+0xc>)
 801066e:	4601      	mov	r1, r0
 8010670:	6818      	ldr	r0, [r3, #0]
 8010672:	f7ff bfd2 	b.w	801061a <_raise_r>
 8010676:	bf00      	nop
 8010678:	20000058 	.word	0x20000058

0801067c <_kill_r>:
 801067c:	b538      	push	{r3, r4, r5, lr}
 801067e:	4d07      	ldr	r5, [pc, #28]	@ (801069c <_kill_r+0x20>)
 8010680:	2300      	movs	r3, #0
 8010682:	4604      	mov	r4, r0
 8010684:	4608      	mov	r0, r1
 8010686:	4611      	mov	r1, r2
 8010688:	602b      	str	r3, [r5, #0]
 801068a:	f7f1 fa17 	bl	8001abc <_kill>
 801068e:	1c43      	adds	r3, r0, #1
 8010690:	d102      	bne.n	8010698 <_kill_r+0x1c>
 8010692:	682b      	ldr	r3, [r5, #0]
 8010694:	b103      	cbz	r3, 8010698 <_kill_r+0x1c>
 8010696:	6023      	str	r3, [r4, #0]
 8010698:	bd38      	pop	{r3, r4, r5, pc}
 801069a:	bf00      	nop
 801069c:	20005764 	.word	0x20005764

080106a0 <_getpid_r>:
 80106a0:	f7f1 ba04 	b.w	8001aac <_getpid>

080106a4 <_init>:
 80106a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106a6:	bf00      	nop
 80106a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106aa:	bc08      	pop	{r3}
 80106ac:	469e      	mov	lr, r3
 80106ae:	4770      	bx	lr

080106b0 <_fini>:
 80106b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106b2:	bf00      	nop
 80106b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106b6:	bc08      	pop	{r3}
 80106b8:	469e      	mov	lr, r3
 80106ba:	4770      	bx	lr
