{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696303689699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696303689699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 21:28:09 2023 " "Processing started: Mon Oct 02 21:28:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696303689699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303689699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUQSYS -c CPUQSYS " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUQSYS -c CPUQSYS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303689699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696303690164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696303690164 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpuqsys.qsys " "Elaborating Platform Designer system entity \"cpuqsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303697070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:19 Progress: Loading cpuqsys/cpuqsys.qsys " "2023.10.02.21:28:19 Progress: Loading cpuqsys/cpuqsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303699780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Reading input file " "2023.10.02.21:28:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.10.02.21:28:20 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Parameterizing module clk_0 " "2023.10.02.21:28:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2023.10.02.21:28:20 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Parameterizing module new_sdram_controller_0 " "2023.10.02.21:28:20 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2023.10.02.21:28:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303700986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module nios2_gen2_0 " "2023.10.02.21:28:21 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_continue_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_continue_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_continue_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_continue_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display1_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display1_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display1_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display2_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display2_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display2_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display3_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display3_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display3_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display3_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display4_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display4_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display4_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display4_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display5_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display5_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display5_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display5_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_display6_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_display6_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_display6_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_display6_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding pio_leds_0 \[altera_avalon_pio 20.1\] " "2023.10.02.21:28:21 Progress: Adding pio_leds_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module pio_leds_0 " "2023.10.02.21:28:21 Progress: Parameterizing module pio_leds_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.10.02.21:28:21 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module ram_0 " "2023.10.02.21:28:21 Progress: Parameterizing module ram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.10.02.21:28:21 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module rom_0 " "2023.10.02.21:28:21 Progress: Parameterizing module rom_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2023.10.02.21:28:21 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing module timer_0 " "2023.10.02.21:28:21 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Building connections " "2023.10.02.21:28:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Parameterizing connections " "2023.10.02.21:28:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:21 Progress: Validating " "2023.10.02.21:28:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303701255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.21:28:22 Progress: Done reading input file " "2023.10.02.21:28:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303702211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpuqsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cpuqsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303703165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpuqsys.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpuqsys.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303703165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpuqsys: Generating cpuqsys \"cpuqsys\" for QUARTUS_SYNTH " "Cpuqsys: Generating cpuqsys \"cpuqsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303703786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'cpuqsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'cpuqsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303709472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpuqsys_new_sdram_controller_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0002_new_sdram_controller_0_gen//cpuqsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpuqsys_new_sdram_controller_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0002_new_sdram_controller_0_gen//cpuqsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303709472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'cpuqsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'cpuqsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303709733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"cpuqsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"cpuqsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303709740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"cpuqsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"cpuqsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_continue_0: Starting RTL generation for module 'cpuqsys_pio_continue_0' " "Pio_continue_0: Starting RTL generation for module 'cpuqsys_pio_continue_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_continue_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_continue_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0003_pio_continue_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0003_pio_continue_0_gen//cpuqsys_pio_continue_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_continue_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_continue_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0003_pio_continue_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0003_pio_continue_0_gen//cpuqsys_pio_continue_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_continue_0: Done RTL generation for module 'cpuqsys_pio_continue_0' " "Pio_continue_0: Done RTL generation for module 'cpuqsys_pio_continue_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_continue_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_continue_0\" " "Pio_continue_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_continue_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: Starting RTL generation for module 'cpuqsys_pio_display1_0' " "Pio_display1_0: Starting RTL generation for module 'cpuqsys_pio_display1_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_display1_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0004_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0004_pio_display1_0_gen//cpuqsys_pio_display1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_display1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_display1_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0004_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0004_pio_display1_0_gen//cpuqsys_pio_display1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: Done RTL generation for module 'cpuqsys_pio_display1_0' " "Pio_display1_0: Done RTL generation for module 'cpuqsys_pio_display1_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_display1_0\" " "Pio_display1_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_display1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: Starting RTL generation for module 'cpuqsys_pio_leds_0' " "Pio_leds_0: Starting RTL generation for module 'cpuqsys_pio_leds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_leds_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0005_pio_leds_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0005_pio_leds_0_gen//cpuqsys_pio_leds_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_leds_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpuqsys_pio_leds_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0005_pio_leds_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0005_pio_leds_0_gen//cpuqsys_pio_leds_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: Done RTL generation for module 'cpuqsys_pio_leds_0' " "Pio_leds_0: Done RTL generation for module 'cpuqsys_pio_leds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_leds_0\" " "Pio_leds_0: \"cpuqsys\" instantiated altera_avalon_pio \"pio_leds_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Starting RTL generation for module 'cpuqsys_ram_0' " "Ram_0: Starting RTL generation for module 'cpuqsys_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpuqsys_ram_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0006_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0006_ram_0_gen//cpuqsys_ram_0_component_configuration.pl  --do_build_sim=0  \] " "Ram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpuqsys_ram_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0006_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0006_ram_0_gen//cpuqsys_ram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303710885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Done RTL generation for module 'cpuqsys_ram_0' " "Ram_0: Done RTL generation for module 'cpuqsys_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: \"cpuqsys\" instantiated altera_avalon_onchip_memory2 \"ram_0\" " "Ram_0: \"cpuqsys\" instantiated altera_avalon_onchip_memory2 \"ram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Starting RTL generation for module 'cpuqsys_rom_0' " "Rom_0: Starting RTL generation for module 'cpuqsys_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpuqsys_rom_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0007_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0007_rom_0_gen//cpuqsys_rom_0_component_configuration.pl  --do_build_sim=0  \] " "Rom_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpuqsys_rom_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0007_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0007_rom_0_gen//cpuqsys_rom_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Done RTL generation for module 'cpuqsys_rom_0' " "Rom_0: Done RTL generation for module 'cpuqsys_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: \"cpuqsys\" instantiated altera_avalon_onchip_memory2 \"rom_0\" " "Rom_0: \"cpuqsys\" instantiated altera_avalon_onchip_memory2 \"rom_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'cpuqsys_timer_0' " "Timer_0: Starting RTL generation for module 'cpuqsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpuqsys_timer_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0008_timer_0_gen//cpuqsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpuqsys_timer_0 --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0008_timer_0_gen//cpuqsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'cpuqsys_timer_0' " "Timer_0: Done RTL generation for module 'cpuqsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"cpuqsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"cpuqsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303711471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303717325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303717664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303718003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303718325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303718648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303718984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303719322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303719664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303719983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303720358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303720735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303721076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303721415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpuqsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpuqsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303726097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpuqsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpuqsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303726102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpuqsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpuqsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303726106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpuqsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'cpuqsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303726119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpuqsys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0011_cpu_gen//cpuqsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpuqsys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9633_7910339316861030895.dir/0011_cpu_gen//cpuqsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303726119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:46 (*) Starting Nios II generation " "Cpu: # 2023.10.02 21:28:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:46 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.10.02 21:28:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:46 (*)   Creating all objects for CPU " "Cpu: # 2023.10.02 21:28:46 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:46 (*)   Generating RTL from CPU objects " "Cpu: # 2023.10.02 21:28:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:46 (*)   Creating plain-text RTL " "Cpu: # 2023.10.02 21:28:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 21:28:47 (*) Done Nios II generation " "Cpu: # 2023.10.02 21:28:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpuqsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'cpuqsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303727491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303728116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303728119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpuqsys: Done \"cpuqsys\" with 32 modules, 46 files " "Cpuqsys: Done \"cpuqsys\" with 32 modules, 46 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303728119 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpuqsys.qsys " "Finished elaborating Platform Designer system entity \"cpuqsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuqsystop.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuqsystop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsystop " "Found entity 1: cpuqsystop" {  } { { "cpuqsystop.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/cpuqsystop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/cpuqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/cpuqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys " "Found entity 1: cpuqsys" {  } { { "db/ip/cpuqsys/cpuqsys.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpuqsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729133 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpuqsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpuqsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_irq_mapper " "Found entity 1: cpuqsys_irq_mapper" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_irq_mapper.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0 " "Found entity 1: cpuqsys_mm_interconnect_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpuqsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_cmd_demux " "Found entity 1: cpuqsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpuqsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_cmd_mux " "Found entity 1: cpuqsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cpuqsys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpuqsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpuqsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_router_default_decode " "Found entity 1: cpuqsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729161 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_mm_interconnect_0_router " "Found entity 2: cpuqsys_mm_interconnect_0_router" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpuqsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpuqsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpuqsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729163 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_mm_interconnect_0_router_001 " "Found entity 2: cpuqsys_mm_interconnect_0_router_001" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpuqsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpuqsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpuqsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729165 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_mm_interconnect_0_router_002 " "Found entity 2: cpuqsys_mm_interconnect_0_router_002" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpuqsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpuqsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpuqsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729167 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_mm_interconnect_0_router_003 " "Found entity 2: cpuqsys_mm_interconnect_0_router_003" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpuqsys_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpuqsys_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at cpuqsys_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696303729168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_router_014_default_decode " "Found entity 1: cpuqsys_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729169 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_mm_interconnect_0_router_014 " "Found entity 2: cpuqsys_mm_interconnect_0_router_014" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cpuqsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_rsp_mux " "Found entity 1: cpuqsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpuqsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: cpuqsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729174 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_new_sdram_controller_0 " "Found entity 2: cpuqsys_new_sdram_controller_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0 " "Found entity 1: cpuqsys_nios2_gen2_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpuqsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpuqsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpuqsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpuqsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpuqsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpuqsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpuqsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpuqsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpuqsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpuqsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpuqsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpuqsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpuqsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpuqsys_nios2_gen2_0_cpu " "Found entity 21: cpuqsys_nios2_gen2_0_cpu" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpuqsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpuqsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_pio_continue_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_pio_continue_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_pio_continue_0 " "Found entity 1: cpuqsys_pio_continue_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_pio_continue_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_pio_continue_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_pio_display1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_pio_display1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_pio_display1_0 " "Found entity 1: cpuqsys_pio_display1_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_pio_display1_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_pio_display1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_pio_leds_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_pio_leds_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_pio_leds_0 " "Found entity 1: cpuqsys_pio_leds_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_pio_leds_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_pio_leds_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_ram_0 " "Found entity 1: cpuqsys_ram_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_rom_0 " "Found entity 1: cpuqsys_rom_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpuqsys/submodules/cpuqsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpuqsys/submodules/cpuqsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuqsys_timer_0 " "Found entity 1: cpuqsys_timer_0" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_timer_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729198 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpuqsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at cpuqsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696303729199 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpuqsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at cpuqsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696303729199 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpuqsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at cpuqsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696303729199 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpuqsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at cpuqsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696303729200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuqsystop " "Elaborating entity \"cpuqsystop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696303729272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys cpuqsys:cpu " "Elaborating entity \"cpuqsys\" for hierarchy \"cpuqsys:cpu\"" {  } { { "cpuqsystop.sv" "cpu" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/cpuqsystop.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_new_sdram_controller_0 cpuqsys:cpu\|cpuqsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"cpuqsys_new_sdram_controller_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "new_sdram_controller_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_new_sdram_controller_0_input_efifo_module cpuqsys:cpu\|cpuqsys_new_sdram_controller_0:new_sdram_controller_0\|cpuqsys_new_sdram_controller_0_input_efifo_module:the_cpuqsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"cpuqsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"cpuqsys:cpu\|cpuqsys_new_sdram_controller_0:new_sdram_controller_0\|cpuqsys_new_sdram_controller_0_input_efifo_module:the_cpuqsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" "the_cpuqsys_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0 cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpuqsys_nios2_gen2_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "nios2_gen2_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v" "cpu" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_test_bench cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_test_bench:the_cpuqsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_test_bench:the_cpuqsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_register_bank_a_module cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "cpuqsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729528 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303729528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_a_module:cpuqsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_register_bank_b_module cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_b_module:cpuqsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_register_bank_b_module:cpuqsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "cpuqsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729637 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303729637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_break cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_break:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_break:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode:cpuqsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_td_mode:cpuqsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_oci_im cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_im:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_oci_im:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_nios2_ocimem cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729834 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303729834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303729865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303729865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_nios2_ocimem:the_cpuqsys_nios2_gen2_0_cpu_nios2_ocimem\|cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram_module:cpuqsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" "the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_debug_slave_tck cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|cpuqsys_nios2_gen2_0_cpu_debug_slave_tck:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|cpuqsys_nios2_gen2_0_cpu_debug_slave_tck:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpuqsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpuqsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpuqsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303729958 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303729958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303729964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpuqsys:cpu\|cpuqsys_nios2_gen2_0:nios2_gen2_0\|cpuqsys_nios2_gen2_0_cpu:cpu\|cpuqsys_nios2_gen2_0_cpu_nios2_oci:the_cpuqsys_nios2_gen2_0_cpu_nios2_oci\|cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpuqsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpuqsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_pio_continue_0 cpuqsys:cpu\|cpuqsys_pio_continue_0:pio_continue_0 " "Elaborating entity \"cpuqsys_pio_continue_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_pio_continue_0:pio_continue_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "pio_continue_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_pio_display1_0 cpuqsys:cpu\|cpuqsys_pio_display1_0:pio_display1_0 " "Elaborating entity \"cpuqsys_pio_display1_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_pio_display1_0:pio_display1_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "pio_display1_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_pio_leds_0 cpuqsys:cpu\|cpuqsys_pio_leds_0:pio_leds_0 " "Elaborating entity \"cpuqsys_pio_leds_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_pio_leds_0:pio_leds_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "pio_leds_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_ram_0 cpuqsys:cpu\|cpuqsys_ram_0:ram_0 " "Elaborating entity \"cpuqsys_ram_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_ram_0:ram_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "ram_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" "the_altsyncram" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuqsys_ram_0.hex " "Parameter \"init_file\" = \"cpuqsys_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730582 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303730582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9m1 " "Found entity 1: altsyncram_i9m1" {  } { { "db/altsyncram_i9m1.tdf" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/altsyncram_i9m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303730632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303730632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9m1 cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_i9m1:auto_generated " "Elaborating entity \"altsyncram_i9m1\" for hierarchy \"cpuqsys:cpu\|cpuqsys_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_i9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730633 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpuqsys_ram_0.hex 256 10 " "Width of data items in \"cpuqsys_ram_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpuqsys_ram_0.hex " "Data at line (2) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpuqsys_ram_0.hex " "Data at line (3) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpuqsys_ram_0.hex " "Data at line (4) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpuqsys_ram_0.hex " "Data at line (5) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpuqsys_ram_0.hex " "Data at line (6) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpuqsys_ram_0.hex " "Data at line (7) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpuqsys_ram_0.hex " "Data at line (8) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpuqsys_ram_0.hex " "Data at line (9) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpuqsys_ram_0.hex " "Data at line (10) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 cpuqsys_ram_0.hex " "Data at line (11) of memory initialization file \"cpuqsys_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730639 ""}  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_ram_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696303730639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_rom_0 cpuqsys:cpu\|cpuqsys_rom_0:rom_0 " "Elaborating entity \"cpuqsys_rom_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_rom_0:rom_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "rom_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" "the_altsyncram" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuqsys_rom_0.hex " "Parameter \"init_file\" = \"cpuqsys_rom_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696303730732 ""}  } { { "db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_rom_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696303730732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0am1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0am1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0am1 " "Found entity 1: altsyncram_0am1" {  } { { "db/altsyncram_0am1.tdf" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/altsyncram_0am1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303730766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303730766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0am1 cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_0am1:auto_generated " "Elaborating entity \"altsyncram_0am1\" for hierarchy \"cpuqsys:cpu\|cpuqsys_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_0am1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730767 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpuqsys_rom_0.hex 256 10 " "Width of data items in \"cpuqsys_rom_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpuqsys_rom_0.hex " "Data at line (2) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpuqsys_rom_0.hex " "Data at line (3) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpuqsys_rom_0.hex " "Data at line (4) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpuqsys_rom_0.hex " "Data at line (5) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpuqsys_rom_0.hex " "Data at line (6) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpuqsys_rom_0.hex " "Data at line (7) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpuqsys_rom_0.hex " "Data at line (8) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpuqsys_rom_0.hex " "Data at line (9) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpuqsys_rom_0.hex " "Data at line (10) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 cpuqsys_rom_0.hex " "Data at line (11) of memory initialization file \"cpuqsys_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696303730777 ""}  } { { "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/software/cpuqsyslogic/mem_init/cpuqsys_rom_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696303730777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_timer_0 cpuqsys:cpu\|cpuqsys_timer_0:timer_0 " "Elaborating entity \"cpuqsys_timer_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_timer_0:timer_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "timer_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpuqsys_mm_interconnect_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "mm_interconnect_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303730847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "ram_0_s1_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_continue_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_continue_0_s1_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "pio_continue_0_s1_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router:router " "Elaborating entity \"cpuqsys_mm_interconnect_0_router\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "router" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_default_decode cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router:router\|cpuqsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_default_decode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router:router\|cpuqsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_001 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_001\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_001_default_decode cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_001:router_001\|cpuqsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_001:router_001\|cpuqsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_002 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_002\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_002_default_decode cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_002:router_002\|cpuqsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_002:router_002\|cpuqsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_003 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_003\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_003_default_decode cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_003:router_003\|cpuqsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_003:router_003\|cpuqsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_014 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_014\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_014:router_014\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "router_014" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_router_014_default_decode cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_014:router_014\|cpuqsys_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"cpuqsys_mm_interconnect_0_router_014_default_decode\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_router_014:router_014\|cpuqsys_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_cmd_demux cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpuqsys_mm_interconnect_0_cmd_demux\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_cmd_demux_001 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpuqsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 3993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_cmd_mux cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpuqsys_mm_interconnect_0_cmd_mux\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_cmd_mux_001 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cpuqsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_rsp_demux_001 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"cpuqsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_rsp_mux cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpuqsys_mm_interconnect_0_rsp_mux\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_rsp_mux_001 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpuqsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_avalon_st_adapter cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpuqsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpuqsys:cpu\|cpuqsys_mm_interconnect_0:mm_interconnect_0\|cpuqsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpuqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/cpuqsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuqsys_irq_mapper cpuqsys:cpu\|cpuqsys_irq_mapper:irq_mapper " "Elaborating entity \"cpuqsys_irq_mapper\" for hierarchy \"cpuqsys:cpu\|cpuqsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "irq_mapper" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpuqsys:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpuqsys:cpu\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpuqsys/cpuqsys.v" "rst_controller" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/cpuqsys.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpuqsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpuqsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpuqsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpuqsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpuqsys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpuqsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/cpuqsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303731721 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696303732999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.02.21:28:55 Progress: Loading sld9b3765a4/alt_sld_fab_wrapper_hw.tcl " "2023.10.02.21:28:55 Progress: Loading sld9b3765a4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303735624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303737567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303737662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303740486 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696303741213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b3765a4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9b3765a4/alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741573 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/db/ip/sld9b3765a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696303741623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303741623 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696303743943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "new_sdram_controller_0_wire_cke VCC " "Pin \"new_sdram_controller_0_wire_cke\" is stuck at VCC" {  } { { "cpuqsystop.sv" "" { Text "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/cpuqsystop.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696303744646 "|cpuqsystop|new_sdram_controller_0_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696303744646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303744784 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "222 " "222 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696303745767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/output_files/CPUQSYS.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/P1SO/daniel_garcia/cpuqsys/output_files/CPUQSYS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303746158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696303746894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696303746894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2249 " "Implemented 2249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696303747171 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696303747171 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696303747171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1974 " "Implemented 1974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696303747171 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696303747171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696303747171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696303747227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 21:29:07 2023 " "Processing ended: Mon Oct 02 21:29:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696303747227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696303747227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696303747227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696303747227 ""}
