module top
#(parameter param192 = (({{((8'ha7) ? (7'h43) : (8'haf)), ((8'hae) >>> (8'hb4))}, {(~&(8'hba)), ((8'hbf) < (8'hab))}} * ((&((8'h9d) ? (8'ha1) : (8'had))) ? ({(8'hb7)} ? ((8'hac) >>> (8'ha9)) : {(8'ha1)}) : ({(8'ha5)} ? ((8'hba) + (8'h9f)) : (^~(8'hbb))))) + ((|(~{(8'ha5)})) ? (((+(8'hae)) < (~(8'ha4))) - (((8'had) > (8'h9e)) * ((8'hbd) || (7'h41)))) : (((+(8'hb7)) >>> ((8'hb4) <<< (8'ha9))) & (((8'ha3) || (8'hb9)) ? (^(8'ha8)) : ((8'haf) ? (8'hb0) : (8'hb6)))))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h282):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire0;
  input wire [(5'h11):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire signed [(5'h12):(1'h0)] wire4;
  wire signed [(5'h10):(1'h0)] wire91;
  wire signed [(3'h7):(1'h0)] wire93;
  wire [(3'h5):(1'h0)] wire94;
  wire [(3'h7):(1'h0)] wire95;
  wire [(2'h3):(1'h0)] wire114;
  wire [(4'h8):(1'h0)] wire115;
  wire signed [(4'hc):(1'h0)] wire116;
  wire signed [(5'h13):(1'h0)] wire117;
  wire [(4'h8):(1'h0)] wire118;
  wire signed [(3'h6):(1'h0)] wire146;
  wire [(3'h6):(1'h0)] wire147;
  wire signed [(5'h11):(1'h0)] wire148;
  wire signed [(4'he):(1'h0)] wire190;
  reg signed [(2'h2):(1'h0)] reg96 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg97 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg99 = (1'h0);
  reg [(4'ha):(1'h0)] reg100 = (1'h0);
  reg [(3'h7):(1'h0)] reg101 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg102 = (1'h0);
  reg [(5'h14):(1'h0)] reg103 = (1'h0);
  reg [(4'h9):(1'h0)] reg104 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg105 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg106 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg107 = (1'h0);
  reg [(5'h10):(1'h0)] reg108 = (1'h0);
  reg [(5'h11):(1'h0)] reg109 = (1'h0);
  reg [(3'h4):(1'h0)] reg110 = (1'h0);
  reg [(4'ha):(1'h0)] reg111 = (1'h0);
  reg signed [(4'he):(1'h0)] reg112 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg113 = (1'h0);
  reg [(5'h13):(1'h0)] reg119 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg120 = (1'h0);
  reg [(4'hf):(1'h0)] reg121 = (1'h0);
  reg [(5'h12):(1'h0)] reg122 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg123 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg124 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg125 = (1'h0);
  reg [(5'h15):(1'h0)] reg126 = (1'h0);
  reg [(5'h14):(1'h0)] reg127 = (1'h0);
  reg [(5'h14):(1'h0)] reg128 = (1'h0);
  reg [(4'hb):(1'h0)] reg129 = (1'h0);
  reg [(4'h8):(1'h0)] reg130 = (1'h0);
  reg [(5'h12):(1'h0)] reg131 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg132 = (1'h0);
  reg [(4'ha):(1'h0)] reg133 = (1'h0);
  reg [(3'h5):(1'h0)] reg134 = (1'h0);
  reg [(4'he):(1'h0)] reg135 = (1'h0);
  reg [(4'hc):(1'h0)] reg136 = (1'h0);
  reg [(4'h9):(1'h0)] reg137 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg138 = (1'h0);
  reg [(3'h4):(1'h0)] reg139 = (1'h0);
  reg [(5'h10):(1'h0)] reg140 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg141 = (1'h0);
  reg [(4'h8):(1'h0)] reg142 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg143 = (1'h0);
  reg [(4'hf):(1'h0)] reg144 = (1'h0);
  reg [(3'h4):(1'h0)] reg145 = (1'h0);
  assign y = {wire91,
                 wire93,
                 wire94,
                 wire95,
                 wire114,
                 wire115,
                 wire116,
                 wire117,
                 wire118,
                 wire146,
                 wire147,
                 wire148,
                 wire190,
                 reg96,
                 reg97,
                 reg98,
                 reg99,
                 reg100,
                 reg101,
                 reg102,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 reg112,
                 reg113,
                 reg119,
                 reg120,
                 reg121,
                 reg122,
                 reg123,
                 reg124,
                 reg125,
                 reg126,
                 reg127,
                 reg128,
                 reg129,
                 reg130,
                 reg131,
                 reg132,
                 reg133,
                 reg134,
                 reg135,
                 reg136,
                 reg137,
                 reg138,
                 reg139,
                 reg140,
                 reg141,
                 reg142,
                 reg143,
                 reg144,
                 reg145,
                 (1'h0)};
  module5 #() modinst92 (wire91, clk, wire4, wire3, wire2, wire0);
  assign wire93 = $unsigned($signed(wire4));
  assign wire94 = ($unsigned(((~|wire1[(4'hb):(3'h6)]) != {wire1})) ?
                      $signed(wire93) : wire0);
  assign wire95 = $signed(wire1);
  always
    @(posedge clk) begin
      reg96 <= $unsigned($unsigned({wire2, wire95[(1'h1):(1'h0)]}));
      if ((wire2 ?
          ((wire95 ^~ {$unsigned(reg96), (^wire94)}) ?
              wire0 : {($unsigned(wire0) || (wire4 || wire3)),
                  wire0[(2'h2):(1'h0)]}) : wire93))
        begin
          reg97 <= ($unsigned($unsigned(wire0[(3'h5):(3'h4)])) | (!wire3));
          reg98 <= wire93;
          reg99 <= $unsigned(wire91);
          reg100 <= (+(~^($unsigned(wire93) * (reg98 ?
              (wire1 + reg96) : (8'ha1)))));
        end
      else
        begin
          reg97 <= reg99;
          if (((({$signed(wire95)} | reg100) ?
                  (reg98[(3'h4):(2'h3)] >>> reg96) : ((8'hb2) ^ (~$signed(wire94)))) ?
              wire93 : $signed(reg99[(3'h4):(1'h0)])))
            begin
              reg98 <= $unsigned((wire3[(4'h9):(3'h6)] ?
                  $unsigned($signed(wire91)) : (!(|wire1[(1'h1):(1'h0)]))));
              reg99 <= $signed((($unsigned((reg98 ? wire93 : wire95)) ?
                  $unsigned($unsigned(wire91)) : {wire1[(2'h2):(1'h0)],
                      (wire95 ? wire95 : wire94)}) ^ $unsigned((^~wire95))));
              reg100 <= ((!$unsigned(($signed((8'hb4)) ?
                      $signed(reg97) : $signed(reg98)))) ?
                  (reg100[(3'h4):(2'h3)] ?
                      wire2[(5'h12):(3'h6)] : $signed((^~{wire3}))) : reg99[(5'h13):(2'h3)]);
              reg101 <= reg99[(4'hc):(1'h0)];
            end
          else
            begin
              reg98 <= wire3;
            end
        end
      reg102 <= (^~$unsigned(({(wire94 ?
              (8'hab) : (8'hb3))} & $signed($signed(wire91)))));
      reg103 <= $signed($unsigned((reg98 >> $signed((&wire2)))));
      reg104 <= {(($unsigned($signed((8'ha2))) ?
              reg97 : (|(reg99 ? reg97 : reg101))) ~^ wire3[(5'h12):(5'h11)])};
    end
  always
    @(posedge clk) begin
      reg105 <= reg98[(1'h1):(1'h1)];
      if ((-wire0[(1'h1):(1'h1)]))
        begin
          reg106 <= reg99;
          reg107 <= (!$unsigned((7'h43)));
          reg108 <= ((^(8'hb0)) ?
              {(reg105[(2'h2):(1'h1)] ?
                      {{wire94}} : $unsigned($unsigned(reg103))),
                  ((&(wire95 != reg98)) ?
                      wire91 : ($unsigned((8'ha7)) ?
                          (reg100 ? reg99 : wire94) : {(8'hae),
                              wire93}))} : $unsigned(reg102));
        end
      else
        begin
          reg106 <= (reg101 & wire91);
          if ((~reg97))
            begin
              reg107 <= ($unsigned(({(reg96 != reg104),
                      ((8'haf) ? wire1 : wire91)} >> $signed((^reg107)))) ?
                  {($signed((!(8'hbb))) | ($signed(wire4) <<< wire4)),
                      (~|(8'hac))} : $unsigned($signed($unsigned(reg107[(1'h0):(1'h0)]))));
              reg108 <= $unsigned((wire93[(3'h5):(1'h0)] ?
                  (($signed(reg105) ?
                      {reg107} : $signed((8'ha6))) == ($unsigned((8'hbf)) << $unsigned((8'h9e)))) : (reg96[(2'h2):(1'h0)] <<< wire95)));
              reg109 <= {(^~reg103[(4'ha):(3'h6)])};
            end
          else
            begin
              reg107 <= ($signed(wire94) >= ((!reg106) <= ($unsigned($unsigned(wire3)) * $signed((wire3 << reg101)))));
            end
          reg110 <= $unsigned((-$unsigned($unsigned({reg107}))));
          reg111 <= reg99;
        end
      reg112 <= $signed(reg103[(1'h1):(1'h0)]);
      reg113 <= $signed(($unsigned(($signed((8'hb4)) ?
              ((8'ha6) ? reg98 : wire95) : $unsigned(reg105))) ?
          wire94[(1'h1):(1'h0)] : $unsigned(wire3[(3'h5):(2'h2)])));
    end
  assign wire114 = {$unsigned(((reg97[(2'h2):(1'h1)] ?
                           wire3 : (reg110 ?
                               reg100 : (8'hb4))) && wire95[(1'h0):(1'h0)])),
                       ((^($signed((8'hbe)) ?
                               (reg110 ? wire3 : wire1) : (reg97 ^ reg100))) ?
                           ({$signed(wire2),
                               $signed(reg97)} <<< $unsigned(wire93[(1'h1):(1'h0)])) : ((+(reg104 - wire1)) ?
                               $signed((~&reg97)) : ({wire91, reg101} ?
                                   (!reg109) : wire1)))};
  assign wire115 = $unsigned($signed((reg108 ?
                       reg103 : (-(wire94 ^~ (8'hb9))))));
  assign wire116 = reg100;
  assign wire117 = ((^~$unsigned(reg106)) ^~ ($signed((^((8'hbc) ^ reg103))) >> wire115[(4'h8):(3'h6)]));
  assign wire118 = $unsigned((reg112 & reg108));
  always
    @(posedge clk) begin
      if (($signed(reg112[(4'ha):(3'h5)]) ?
          (~^$signed(reg111)) : $unsigned(reg96)))
        begin
          reg119 <= ($unsigned((((~reg96) <<< $unsigned(wire94)) ~^ $unsigned(reg101[(1'h1):(1'h1)]))) == $signed((!reg102)));
          reg120 <= reg112;
          reg121 <= $signed(reg119[(5'h10):(2'h3)]);
          if ($signed(reg112[(2'h2):(1'h0)]))
            begin
              reg122 <= (reg109[(4'hf):(4'hd)] ?
                  $signed((wire114[(2'h2):(2'h2)] ?
                      ((-(8'hb2)) ~^ (reg96 - reg105)) : $unsigned(reg112[(3'h7):(1'h0)]))) : (((+{(8'ha3)}) | (!$signed(wire115))) ?
                      reg106[(2'h2):(1'h0)] : (((reg98 ^ reg101) ?
                              (~(8'hb0)) : (+reg104)) ?
                          (8'haf) : reg103[(3'h6):(3'h4)])));
              reg123 <= (8'ha6);
              reg124 <= reg106[(2'h2):(2'h2)];
              reg125 <= (~$signed({(&(8'ha2)), (|(|reg124))}));
              reg126 <= ($unsigned($signed($signed(reg97[(3'h6):(3'h6)]))) << (8'ha7));
            end
          else
            begin
              reg122 <= $signed((~|(wire4[(4'hf):(4'he)] ?
                  reg119[(3'h4):(1'h0)] : reg120[(1'h1):(1'h0)])));
              reg123 <= (!reg107[(2'h3):(1'h0)]);
              reg124 <= (reg111 | wire1);
            end
        end
      else
        begin
          reg119 <= (reg107 ? wire4[(1'h1):(1'h0)] : {reg111});
          reg120 <= reg107[(2'h3):(1'h1)];
          reg121 <= {($signed($unsigned((-wire2))) ?
                  (($unsigned(reg119) ^~ $unsigned(reg103)) ?
                      (wire0[(4'h8):(3'h7)] || $signed(reg98)) : {$signed((8'haa)),
                          reg103}) : (~^reg100))};
        end
      reg127 <= ($signed($unsigned({(wire94 << wire93),
              ((8'hb3) ? (8'hbc) : wire117)})) ?
          $signed($unsigned($signed($unsigned(reg104)))) : wire115);
      if (wire93)
        begin
          reg128 <= $signed(wire116[(4'h9):(3'h4)]);
          reg129 <= $unsigned($unsigned((|((wire2 << reg110) && $unsigned(wire0)))));
          reg130 <= (&({$unsigned(reg119[(4'hf):(3'h4)]),
                  ($unsigned(reg125) ? (8'hb1) : (reg121 <= reg104))} ?
              (|(wire115[(3'h7):(2'h2)] ^ $signed(reg106))) : $signed(((^(8'hae)) ?
                  (wire4 < reg113) : (-reg107)))));
          reg131 <= (((((8'hba) ?
                  {wire93} : (reg107 ?
                      wire91 : wire91)) >= $unsigned($unsigned(reg126))) ?
              (^(+wire1[(3'h5):(2'h2)])) : (wire95 ?
                  ($signed(reg97) == (reg109 & reg120)) : wire2[(2'h3):(2'h2)])) || ({$signed(((8'hb2) ?
                      reg98 : reg101)),
                  reg103} ?
              reg112 : (((reg122 ? reg109 : reg125) ?
                  reg120[(1'h0):(1'h0)] : (wire4 ?
                      reg120 : wire114)) == reg125)));
        end
      else
        begin
          reg128 <= {wire94,
              (reg99 ?
                  $signed(reg113) : ($unsigned((reg113 ^ (8'ha4))) ?
                      wire93[(2'h3):(2'h2)] : (|(~^wire115))))};
          reg129 <= ($signed((-(((8'hbc) >>> reg101) ?
                  reg119 : $unsigned(reg103)))) ?
              (~$signed(reg129[(3'h6):(3'h6)])) : reg99[(5'h10):(4'h9)]);
          reg130 <= ((^{(~^(8'ha4)), $signed($unsigned((8'hb2)))}) ?
              reg108[(4'hc):(1'h0)] : $unsigned($signed(((8'hbe) + reg121))));
          reg131 <= reg108;
        end
      reg132 <= reg129;
      reg133 <= ((~|{$unsigned(reg96)}) <= ($signed(($signed(wire114) > $unsigned(reg123))) ?
          reg111 : $signed({reg130})));
    end
  always
    @(posedge clk) begin
      if ((8'hb1))
        begin
          if (($signed(((&(reg133 ^ reg130)) ?
              reg106[(1'h0):(1'h0)] : ((reg130 * reg132) ?
                  (~reg112) : $signed(reg104)))) - {(^~((wire2 ?
                  reg120 : reg108) >> $signed(reg132)))}))
            begin
              reg134 <= reg128[(3'h5):(1'h0)];
              reg135 <= $signed($unsigned(reg112));
              reg136 <= ($unsigned({reg111[(3'h5):(1'h0)],
                  (^(reg133 < (8'h9d)))}) - reg128);
              reg137 <= (($unsigned($signed((&reg99))) & {wire0[(1'h0):(1'h0)],
                  (-reg99)}) <= {(~|wire118)});
            end
          else
            begin
              reg134 <= wire91;
              reg135 <= ($unsigned($unsigned((((8'ha9) > reg102) ?
                  (reg104 == reg125) : {reg131,
                      reg96}))) ~^ {$signed((~&wire116[(2'h3):(1'h0)]))});
              reg136 <= ($signed(reg98[(3'h4):(2'h3)]) | (^(~&((wire0 >>> reg131) + ((8'ha9) ?
                  reg122 : reg112)))));
              reg137 <= (wire0 ?
                  {(reg137 ?
                          {(wire114 & wire117),
                              (reg123 ?
                                  reg135 : wire4)} : reg113)} : $signed(wire117));
            end
          reg138 <= reg134;
          if (reg107)
            begin
              reg139 <= $signed(({{$unsigned(reg137)}} & reg103[(3'h4):(2'h3)]));
              reg140 <= $signed($signed({({(8'hb1), reg108} ?
                      reg119 : (8'hb5))}));
              reg141 <= $unsigned(reg103[(2'h3):(2'h2)]);
              reg142 <= (reg97[(4'he):(4'he)] ?
                  reg136[(3'h4):(3'h4)] : $signed(($signed((~|reg109)) ^ ($unsigned(wire1) - (reg131 ^~ wire117)))));
              reg143 <= (8'hb8);
            end
          else
            begin
              reg139 <= wire94[(1'h0):(1'h0)];
              reg140 <= (reg113 <<< (($signed((reg137 ?
                      reg125 : (8'hbb))) ^ reg121) ?
                  $unsigned($unsigned((reg101 ?
                      wire3 : reg142))) : {$signed((~reg124)),
                      (reg133[(4'h9):(1'h0)] ?
                          $unsigned(reg99) : (|(8'hb0)))}));
              reg141 <= {$signed(reg124[(1'h0):(1'h0)])};
              reg142 <= $unsigned((!reg108));
            end
          reg144 <= ((|($unsigned({wire115, (8'hbd)}) & ((~reg122) ?
              reg105 : (-(8'hb3))))) ^ reg142[(2'h3):(1'h1)]);
          reg145 <= $signed(reg141[(3'h4):(1'h1)]);
        end
      else
        begin
          if ((((^~reg123[(3'h6):(1'h1)]) <<< ($signed({reg110, reg141}) ?
                  $unsigned((~|reg142)) : ((~^wire117) <<< reg109))) ?
              (wire118 < ((reg138[(5'h10):(4'h9)] + reg111[(3'h4):(2'h2)]) ?
                  $signed((^reg138)) : $signed((~^reg144)))) : $unsigned((({reg139} ?
                  (reg97 ?
                      reg113 : reg123) : $signed(wire116)) ~^ ($unsigned(reg108) * $unsigned(reg130))))))
            begin
              reg134 <= reg112[(4'hc):(3'h7)];
              reg135 <= {$unsigned(({(wire2 > reg123)} ?
                      $unsigned(reg132) : $signed(reg102))),
                  $signed($unsigned(reg137))};
              reg136 <= (~(&($signed(((8'ha5) && (8'hbf))) ?
                  $unsigned(reg124[(1'h0):(1'h0)]) : (+(reg132 ?
                      reg102 : reg112)))));
            end
          else
            begin
              reg134 <= wire116[(3'h7):(1'h0)];
              reg135 <= reg106;
            end
          reg137 <= (~^wire2);
          reg138 <= reg136[(3'h4):(3'h4)];
          reg139 <= $signed((($signed($unsigned((8'hb3))) ?
                  reg128[(4'ha):(1'h0)] : (8'had)) ?
              $unsigned(({(8'h9f)} ?
                  (reg129 <= (8'ha7)) : (reg102 >= reg99))) : {($signed(reg133) ?
                      $signed(reg100) : reg138[(5'h10):(5'h10)]),
                  {wire95}}));
        end
    end
  assign wire146 = (reg106[(1'h1):(1'h1)] ?
                       $unsigned(wire114[(1'h0):(1'h0)]) : ({(-$unsigned((8'ha1)))} ^~ {wire93[(2'h2):(1'h0)]}));
  assign wire147 = reg136[(3'h6):(3'h4)];
  assign wire148 = $signed((8'hb6));
  module149 #() modinst191 (wire190, clk, wire117, reg120, reg126, reg101);
endmodule

module module149
#(parameter param188 = (^~((((^(8'hba)) & (^~(8'hae))) >>> (((8'hb9) && (8'h9f)) * ((8'hbf) ? (8'hbd) : (8'hb8)))) != {(^((7'h41) ? (8'ha2) : (8'haf)))})), 
parameter param189 = param188)
(y, clk, wire150, wire151, wire152, wire153);
  output wire [(32'h78):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire150;
  input wire [(3'h5):(1'h0)] wire151;
  input wire signed [(5'h11):(1'h0)] wire152;
  input wire [(2'h3):(1'h0)] wire153;
  wire signed [(5'h11):(1'h0)] wire187;
  wire signed [(5'h13):(1'h0)] wire156;
  wire signed [(5'h14):(1'h0)] wire157;
  wire signed [(4'h8):(1'h0)] wire158;
  wire signed [(4'hc):(1'h0)] wire159;
  wire signed [(5'h13):(1'h0)] wire185;
  reg [(4'ha):(1'h0)] reg154 = (1'h0);
  reg [(3'h7):(1'h0)] reg155 = (1'h0);
  reg [(3'h7):(1'h0)] reg160 = (1'h0);
  assign y = {wire187,
                 wire156,
                 wire157,
                 wire158,
                 wire159,
                 wire185,
                 reg154,
                 reg155,
                 reg160,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (((^({(wire150 ? wire152 : (8'ha3)), $signed(wire151)} ?
              ($signed(wire152) ?
                  wire153 : {wire151,
                      wire152}) : (wire150[(3'h5):(3'h4)] >>> $unsigned(wire152)))) ?
          wire152[(1'h0):(1'h0)] : ((((wire151 ? wire152 : wire152) | {wire150,
                  wire153}) + ((wire150 << wire152) * $unsigned(wire152))) ?
              wire153[(2'h3):(1'h0)] : wire150)))
        begin
          reg154 <= (+((wire152 ?
              {$signed((8'hbe))} : (8'hb2)) == wire153[(1'h1):(1'h0)]));
        end
      else
        begin
          reg154 <= {wire151[(2'h3):(2'h3)], $signed($signed(wire152))};
        end
      reg155 <= (^~{wire151, $unsigned(wire153[(1'h0):(1'h0)])});
    end
  assign wire156 = reg154;
  assign wire157 = (($signed($signed($unsigned(reg155))) <<< $unsigned($unsigned({wire153}))) || ((^wire150[(2'h2):(1'h0)]) == reg155));
  assign wire158 = (&(wire156 ?
                       (wire153[(1'h0):(1'h0)] <<< wire153[(1'h0):(1'h0)]) : (|$signed({wire156,
                           reg154}))));
  assign wire159 = (($signed($signed((reg154 != (8'hb0)))) == $signed({(reg154 ?
                               (7'h40) : (8'had)),
                           $unsigned(reg155)})) ?
                       reg155[(1'h1):(1'h1)] : ((~|wire151[(2'h3):(2'h3)]) ?
                           ((+(!wire158)) || ((wire152 ? wire151 : wire156) ?
                               (reg154 ^~ (8'hbe)) : {wire150})) : wire157));
  always
    @(posedge clk) begin
      reg160 <= wire153;
    end
  module161 #() modinst186 (.clk(clk), .wire163(reg155), .y(wire185), .wire164(wire159), .wire165(wire150), .wire162(wire156));
  assign wire187 = (~^(~^$unsigned(((wire156 ?
                       wire152 : (8'ha7)) ^~ $unsigned(reg160)))));
endmodule

module module5
#(parameter param90 = (((((^(8'h9c)) ? (+(8'ha1)) : (&(8'hb1))) ~^ (((8'ha4) - (8'hb2)) >>> (|(8'hb8)))) & (~&{((8'hbf) ? (8'h9c) : (8'ha2))})) != (((~&((8'hb6) == (8'hb4))) ? (~^{(8'hbb)}) : (8'hb5)) <<< (^((-(7'h40)) & ((8'ha4) ? (8'ha4) : (8'hba)))))))
(y, clk, wire6, wire7, wire8, wire9);
  output wire [(32'h15c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire6;
  input wire [(5'h13):(1'h0)] wire7;
  input wire [(5'h13):(1'h0)] wire8;
  input wire [(5'h14):(1'h0)] wire9;
  wire signed [(3'h4):(1'h0)] wire89;
  wire signed [(5'h13):(1'h0)] wire76;
  wire signed [(3'h5):(1'h0)] wire75;
  wire [(3'h7):(1'h0)] wire74;
  wire signed [(5'h11):(1'h0)] wire73;
  wire [(2'h3):(1'h0)] wire64;
  wire signed [(5'h11):(1'h0)] wire63;
  wire [(2'h3):(1'h0)] wire55;
  wire [(5'h11):(1'h0)] wire10;
  wire [(4'hd):(1'h0)] wire53;
  reg signed [(3'h5):(1'h0)] reg88 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg87 = (1'h0);
  reg [(4'hf):(1'h0)] reg86 = (1'h0);
  reg [(4'h8):(1'h0)] reg85 = (1'h0);
  reg [(4'ha):(1'h0)] reg84 = (1'h0);
  reg [(3'h7):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg82 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg81 = (1'h0);
  reg [(4'h9):(1'h0)] reg80 = (1'h0);
  reg [(4'h9):(1'h0)] reg79 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg78 = (1'h0);
  reg [(5'h12):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg72 = (1'h0);
  reg [(3'h5):(1'h0)] reg71 = (1'h0);
  reg [(3'h5):(1'h0)] reg70 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg68 = (1'h0);
  reg [(2'h3):(1'h0)] reg67 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg65 = (1'h0);
  reg [(3'h6):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg61 = (1'h0);
  reg [(3'h6):(1'h0)] reg60 = (1'h0);
  reg [(4'h8):(1'h0)] reg59 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg58 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg57 = (1'h0);
  reg [(4'hc):(1'h0)] reg56 = (1'h0);
  assign y = {wire89,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire64,
                 wire63,
                 wire55,
                 wire10,
                 wire53,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 (1'h0)};
  assign wire10 = $signed(((wire6[(4'ha):(3'h4)] - {(^wire8)}) <<< ($signed((wire9 ?
                          wire8 : wire9)) ?
                      $unsigned({wire8, wire8}) : {wire9})));
  module11 #() modinst54 (wire53, clk, wire9, wire6, wire8, wire7, wire10);
  assign wire55 = ((wire10[(4'he):(2'h2)] >> wire7) ?
                      (8'hbe) : $signed(((~|(~^wire8)) ?
                          ((wire53 > wire10) <= {(8'hbd), wire8}) : (8'hb5))));
  always
    @(posedge clk) begin
      if (wire53[(4'hc):(4'hb)])
        begin
          reg56 <= wire10;
          reg57 <= (&{wire55, $signed(reg56)});
        end
      else
        begin
          reg56 <= wire55;
          reg57 <= ((wire10 == (($unsigned((8'ha8)) ?
                  (~reg57) : (wire9 ?
                      wire7 : reg56)) == (^~((7'h44) >> reg56)))) ?
              {(((!reg56) ? $unsigned(wire8) : (wire9 && (8'ha1))) ?
                      (wire7[(2'h2):(1'h1)] > (wire10 + (7'h42))) : (((8'ha6) & wire53) << (+wire53)))} : (~|reg57));
          if (wire55[(2'h2):(1'h1)])
            begin
              reg58 <= (wire8 ?
                  (wire55[(1'h0):(1'h0)] ?
                      (7'h41) : wire8[(4'he):(2'h2)]) : (|wire6[(5'h11):(3'h5)]));
              reg59 <= {wire8};
              reg60 <= {((wire53[(3'h4):(1'h0)] >>> (~|$signed(wire10))) || $unsigned($unsigned((-reg56)))),
                  reg59[(2'h2):(1'h1)]};
              reg61 <= {(({(|reg56), (reg59 & wire9)} ?
                      {(^reg57),
                          (wire53 ?
                              reg57 : wire9)} : (&(^wire53))) == (reg60[(3'h6):(2'h3)] && reg57))};
            end
          else
            begin
              reg58 <= $unsigned(reg61);
              reg59 <= reg58[(1'h1):(1'h0)];
              reg60 <= (!wire8[(4'he):(3'h6)]);
              reg61 <= ($unsigned(wire7[(5'h10):(3'h5)]) + $unsigned((~^$signed((|wire53)))));
            end
        end
      reg62 <= ((^((-(reg56 & reg56)) ?
          (-$unsigned(reg56)) : reg56[(4'ha):(2'h2)])) > ((reg57[(3'h7):(1'h0)] >>> $signed($signed(reg58))) >>> (~^({reg59} - (^(8'had))))));
    end
  assign wire63 = (!({((wire53 + wire10) < wire7[(5'h11):(4'hd)]),
                      (wire6 ? reg60 : $signed((8'hb0)))} >>> {{wire10}}));
  assign wire64 = ((!(wire8 ?
                      reg58[(1'h0):(1'h0)] : $unsigned((reg57 ?
                          wire9 : (8'ha5))))) & ({($signed((8'hb3)) ?
                          $unsigned((8'ha4)) : (-wire9))} + {(wire63[(4'hf):(4'hb)] ?
                          (^reg59) : reg60),
                      ({wire9, reg61} ? (~&(8'hab)) : {wire9, wire10})}));
  always
    @(posedge clk) begin
      reg65 <= reg60[(3'h6):(3'h5)];
      if (((-$unsigned((^~{wire6}))) >> $unsigned({$signed((|reg58))})))
        begin
          reg66 <= wire7[(1'h1):(1'h0)];
          if (wire7[(4'h8):(2'h3)])
            begin
              reg67 <= wire9;
              reg68 <= ($signed($signed(reg66[(2'h3):(1'h1)])) ?
                  ($unsigned(($signed(reg61) ?
                          (~|(8'had)) : reg66[(1'h0):(1'h0)])) ?
                      wire10[(4'hb):(1'h0)] : ((reg60[(3'h4):(2'h2)] <<< (reg58 ?
                          reg60 : (7'h44))) << wire64[(2'h2):(1'h1)])) : reg66[(2'h2):(2'h2)]);
              reg69 <= reg68;
              reg70 <= $signed({((8'hab) ?
                      $unsigned(reg58[(2'h2):(1'h0)]) : ((reg66 ?
                          reg58 : reg65) ~^ (wire7 + reg62)))});
              reg71 <= (&$signed($unsigned(wire7[(3'h6):(2'h3)])));
            end
          else
            begin
              reg67 <= ($signed($signed($unsigned({reg68}))) ?
                  reg67 : reg61[(4'hc):(2'h3)]);
              reg68 <= $unsigned(reg65[(3'h5):(3'h5)]);
              reg69 <= (8'ha3);
              reg70 <= $unsigned($unsigned(wire8[(2'h3):(2'h3)]));
              reg71 <= reg61[(4'h8):(3'h7)];
            end
        end
      else
        begin
          reg66 <= $unsigned(reg57);
          if (wire64[(1'h1):(1'h1)])
            begin
              reg67 <= reg65;
              reg68 <= $signed(reg60);
              reg69 <= {wire10[(1'h1):(1'h0)]};
            end
          else
            begin
              reg67 <= {(((!{wire9}) ? (+(+wire7)) : reg60) ?
                      ((8'hbb) ?
                          $signed((reg61 ?
                              reg67 : wire7)) : $unsigned((-(8'ha9)))) : $signed(wire64[(1'h0):(1'h0)])),
                  (~|(wire55 ?
                      wire7 : (wire8[(1'h0):(1'h0)] ?
                          ((8'hbe) ? wire8 : wire6) : $unsigned((8'hb9)))))};
              reg68 <= (-(|(~|$unsigned(reg61))));
              reg69 <= (((~((~|reg66) ^ $signed(wire55))) && reg56) ?
                  reg59 : $signed(($unsigned($signed((7'h43))) ?
                      {(^reg67)} : ($unsigned(reg59) == reg57[(3'h7):(3'h4)]))));
            end
          reg70 <= $unsigned(reg65);
        end
      reg72 <= (+{(8'hb0)});
    end
  assign wire73 = ($signed($signed({$signed(reg66)})) ?
                      $unsigned((^~{(reg60 ?
                              reg68 : wire10)})) : $unsigned(($unsigned((reg71 ?
                          reg67 : reg66)) ^~ {(reg61 - wire63),
                          (reg59 ^~ (8'haa))})));
  assign wire74 = reg61;
  assign wire75 = (-($signed(reg65[(5'h12):(4'he)]) >= ((&$unsigned((8'ha8))) ?
                      $signed((wire73 * reg71)) : ($signed((8'had)) ?
                          (!wire53) : reg60))));
  assign wire76 = $signed($unsigned(wire9));
  always
    @(posedge clk) begin
      if ({(|wire73)})
        begin
          reg77 <= $unsigned({$signed(wire55),
              {wire9[(3'h6):(2'h2)], reg66[(3'h4):(1'h1)]}});
          reg78 <= {(7'h41)};
        end
      else
        begin
          reg77 <= reg68;
          reg78 <= (((wire63 >> ((reg59 - reg65) - (~&reg77))) ?
              $unsigned(((!reg58) - wire10[(3'h5):(1'h0)])) : wire63) >>> $signed(wire55));
          reg79 <= ($signed((|wire75)) * wire73);
          reg80 <= $signed((~|($unsigned($signed(wire63)) ?
              $signed($unsigned(reg66)) : $signed((wire63 ?
                  wire63 : wire64)))));
        end
      reg81 <= reg56;
      reg82 <= reg69;
      if ((~wire53))
        begin
          reg83 <= reg67;
          reg84 <= (((reg82 ?
              ($unsigned(reg62) & $unsigned(reg82)) : $unsigned(wire8)) >>> (reg66[(3'h4):(1'h1)] + wire10[(1'h0):(1'h0)])) - $unsigned($signed({{reg71},
              $signed((7'h40))})));
          reg85 <= reg62[(2'h3):(2'h3)];
        end
      else
        begin
          reg83 <= wire75;
          if (wire64[(2'h3):(2'h2)])
            begin
              reg84 <= (wire75[(2'h2):(1'h1)] ?
                  reg71 : (reg69[(1'h0):(1'h0)] ?
                      $unsigned((^{reg66})) : {$unsigned((8'hac))}));
              reg85 <= wire8[(4'hf):(3'h6)];
              reg86 <= $signed(($signed(($unsigned(reg60) ? wire55 : wire55)) ?
                  (~&(reg59 >= (reg72 > wire76))) : (~&((reg81 > (8'h9e)) >= {wire9,
                      wire8}))));
              reg87 <= (reg67[(2'h2):(2'h2)] ?
                  reg83[(1'h0):(1'h0)] : wire9[(1'h1):(1'h0)]);
              reg88 <= (|wire10);
            end
          else
            begin
              reg84 <= $signed($unsigned($unsigned(($unsigned((8'hb1)) > reg58[(2'h2):(1'h1)]))));
              reg85 <= (^~({$signed(wire63), wire8} == {$signed($signed(wire6)),
                  wire74[(3'h4):(3'h4)]}));
              reg86 <= reg85[(1'h1):(1'h1)];
            end
        end
    end
  assign wire89 = wire63[(4'hc):(1'h0)];
endmodule

module module11
#(parameter param52 = (~((8'ha3) ? {(((7'h43) <= (8'hbb)) ? ((8'hb6) ? (8'h9e) : (8'ha4)) : ((8'hb1) | (8'hb9))), (~((8'hbf) ? (8'hb2) : (8'ha0)))} : ({((8'ha4) >>> (8'hb4))} && (~((8'hae) ^~ (8'haf)))))))
(y, clk, wire16, wire15, wire14, wire13, wire12);
  output wire [(32'h17f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire16;
  input wire [(5'h12):(1'h0)] wire15;
  input wire [(4'ha):(1'h0)] wire14;
  input wire [(5'h13):(1'h0)] wire13;
  input wire signed [(4'hf):(1'h0)] wire12;
  wire signed [(4'ha):(1'h0)] wire51;
  wire signed [(4'hc):(1'h0)] wire50;
  wire [(3'h6):(1'h0)] wire49;
  wire [(4'h8):(1'h0)] wire48;
  wire [(5'h12):(1'h0)] wire47;
  wire signed [(5'h12):(1'h0)] wire46;
  wire [(5'h15):(1'h0)] wire42;
  wire signed [(5'h11):(1'h0)] wire41;
  wire [(2'h2):(1'h0)] wire23;
  wire [(3'h6):(1'h0)] wire22;
  wire [(4'hc):(1'h0)] wire21;
  wire [(3'h6):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  wire [(2'h2):(1'h0)] wire18;
  wire signed [(5'h12):(1'h0)] wire17;
  reg signed [(2'h3):(1'h0)] reg45 = (1'h0);
  reg [(5'h12):(1'h0)] reg44 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg43 = (1'h0);
  reg [(5'h14):(1'h0)] reg40 = (1'h0);
  reg [(4'he):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg34 = (1'h0);
  reg [(5'h10):(1'h0)] reg33 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg30 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg26 = (1'h0);
  reg [(2'h3):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg24 = (1'h0);
  assign y = {wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire42,
                 wire41,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 reg45,
                 reg44,
                 reg43,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 (1'h0)};
  assign wire17 = wire16[(5'h12):(4'hc)];
  assign wire18 = wire16;
  assign wire19 = (wire18[(2'h2):(1'h0)] ?
                      (({wire18[(1'h1):(1'h1)], ((8'hbc) >> wire18)} ?
                          $signed((^wire13)) : (+(wire17 ?
                              wire14 : wire14))) > $unsigned((^(wire18 + wire16)))) : wire12[(2'h2):(2'h2)]);
  assign wire20 = (wire17[(4'hd):(3'h5)] ?
                      {({wire19[(2'h2):(1'h1)], (wire17 ? wire16 : wire19)} ?
                              wire13 : (^~((8'hb5) ?
                                  (8'ha1) : wire16)))} : (wire16 < wire18));
  assign wire21 = wire19;
  assign wire22 = $signed($unsigned(wire19));
  assign wire23 = ((~&wire12[(3'h6):(3'h6)]) ?
                      $signed(wire20[(1'h0):(1'h0)]) : (wire21 + wire21[(4'h9):(2'h3)]));
  always
    @(posedge clk) begin
      if (((wire15[(4'hd):(4'h8)] ?
          ($unsigned((wire13 ? wire17 : wire22)) ?
              ((wire20 << wire12) + wire16[(1'h1):(1'h0)]) : ((wire13 ?
                  wire15 : wire21) < (^wire20))) : $unsigned($unsigned({wire16,
              wire18}))) ~^ {((~&(+wire16)) ?
              (8'haf) : (wire20[(2'h2):(1'h0)] ?
                  $signed(wire13) : $unsigned(wire16))),
          $signed(wire18[(2'h2):(2'h2)])}))
        begin
          reg24 <= wire15;
          reg25 <= wire22;
          if (wire19)
            begin
              reg26 <= (~^(wire20[(3'h4):(3'h4)] <<< wire17));
            end
          else
            begin
              reg26 <= reg25[(2'h3):(2'h2)];
            end
          reg27 <= ($unsigned(($unsigned((-wire20)) ^ $unsigned({wire20}))) ?
              (~^wire22) : (-wire14[(4'h9):(3'h7)]));
          reg28 <= ($signed(reg27) >>> (+((^~wire23[(1'h1):(1'h0)]) < wire20[(3'h5):(2'h2)])));
        end
      else
        begin
          reg24 <= ({(^($signed(wire16) ?
                  wire15[(5'h10):(4'ha)] : {wire15, wire19})),
              {((wire21 <<< wire23) > $signed(wire19))}} | (^({wire13[(4'he):(4'hd)],
                  (wire15 - wire16)} ?
              ((wire20 ? reg26 : wire23) ^ (wire22 & wire21)) : reg26)));
        end
      reg29 <= wire22[(3'h4):(3'h4)];
      reg30 <= $unsigned({wire16[(3'h7):(1'h1)],
          (wire21[(4'h9):(4'h8)] - wire17[(1'h1):(1'h0)])});
      if (wire20[(2'h3):(1'h1)])
        begin
          reg31 <= {(~^(^(reg26[(4'he):(3'h7)] ? (8'hac) : $signed(reg30))))};
        end
      else
        begin
          reg31 <= $signed($signed({wire19[(1'h1):(1'h0)], (8'ha0)}));
          reg32 <= reg26;
        end
      if ($signed(($signed($unsigned(wire13[(4'h9):(3'h4)])) ?
          (wire13[(2'h3):(1'h1)] == $signed((^~reg31))) : $signed(reg28[(4'hb):(4'ha)]))))
        begin
          reg33 <= reg24;
          reg34 <= $signed((({(wire19 ? (8'hbe) : reg28), (8'ha1)} ?
                  wire14 : ((wire17 + wire23) ? {wire16} : wire23)) ?
              reg30[(1'h0):(1'h0)] : ($signed($signed(wire22)) | (-$signed(reg28)))));
        end
      else
        begin
          if ((-$unsigned(({reg32[(2'h2):(1'h0)],
              wire21} && (wire22[(2'h2):(1'h0)] ^~ $signed(wire12))))))
            begin
              reg33 <= ((wire20[(3'h6):(3'h4)] ?
                      (~^((^reg28) ?
                          wire22 : $unsigned(wire13))) : (~^(8'ha7))) ?
                  $unsigned((~&reg32[(3'h5):(2'h2)])) : $unsigned({(wire17 || {wire21}),
                      ((|wire17) ^~ ((8'hb4) ? wire14 : (8'hb3)))}));
              reg34 <= (wire22[(1'h1):(1'h0)] == {$unsigned($signed((wire14 >>> wire15)))});
            end
          else
            begin
              reg33 <= (-$unsigned((8'hb1)));
              reg34 <= reg26;
              reg35 <= $unsigned((reg24[(2'h3):(1'h1)] ^ ((wire23 & (reg34 ?
                      wire22 : reg29)) ?
                  ((wire18 ?
                      reg25 : reg29) <= reg30[(1'h1):(1'h1)]) : $signed((wire13 ?
                      reg29 : wire17)))));
              reg36 <= ({(((8'hac) * (reg34 ?
                          wire22 : (8'hac))) * (reg35[(4'h9):(3'h6)] ?
                          reg27[(3'h4):(2'h3)] : $unsigned(reg28))),
                      ($signed((|wire12)) ?
                          $signed((-wire13)) : reg24[(2'h2):(1'h1)])} ?
                  reg26[(3'h4):(3'h4)] : ($unsigned(wire20[(3'h4):(3'h4)]) && (^~$signed(wire17[(1'h0):(1'h0)]))));
              reg37 <= ((reg34 ?
                      ((+(7'h42)) <= (^~(wire20 ?
                          wire21 : reg34))) : (~^(wire18[(2'h2):(2'h2)] ?
                          (wire19 * wire17) : (reg36 ? wire17 : wire21)))) ?
                  $unsigned({($unsigned(wire17) <= {reg26,
                          wire18})}) : ((&{(8'ha0)}) ?
                      $signed({$unsigned(wire13),
                          wire21[(4'h8):(1'h1)]}) : wire22[(3'h6):(3'h4)]));
            end
          reg38 <= $signed((wire20[(1'h1):(1'h1)] ?
              wire22 : (|((+wire12) >> (~wire18)))));
          reg39 <= (+reg31);
          reg40 <= $signed((wire12[(4'he):(1'h0)] && $unsigned(wire16[(4'hd):(1'h1)])));
        end
    end
  assign wire41 = reg32[(2'h2):(1'h1)];
  assign wire42 = ($unsigned((reg25[(1'h1):(1'h0)] & wire41[(3'h4):(2'h3)])) >= reg31);
  always
    @(posedge clk) begin
      reg43 <= (~&(~&($signed(reg28[(4'ha):(3'h7)]) ?
          reg37[(2'h2):(1'h1)] : $unsigned($unsigned(wire15)))));
      reg44 <= ({$unsigned({$unsigned(wire23),
              $signed(reg34)})} - (~|{(!(reg30 > reg24))}));
      reg45 <= reg33;
    end
  assign wire46 = $unsigned(wire41[(4'he):(4'he)]);
  assign wire47 = {$unsigned(($unsigned($signed(wire22)) ?
                          reg28 : ($unsigned(reg28) | (^wire20))))};
  assign wire48 = $signed($unsigned($unsigned((wire15 ?
                      ((7'h40) ? wire23 : (8'hba)) : (reg43 ?
                          reg24 : (7'h41))))));
  assign wire49 = $signed(((wire13[(4'h8):(3'h4)] - reg33[(4'h9):(3'h5)]) ?
                      $signed(((reg43 == wire46) + $unsigned(reg30))) : (((wire41 ?
                              wire46 : reg30) ?
                          wire42[(4'ha):(2'h3)] : reg36) != (reg35 ?
                          (reg30 != reg32) : (reg27 ? wire41 : reg36)))));
  assign wire50 = $unsigned(($signed(({wire48} ?
                      $signed(reg44) : $signed(reg25))) <= wire48));
  assign wire51 = {(&$unsigned(((wire13 ?
                          wire17 : reg24) >= reg43[(1'h1):(1'h0)]))),
                      reg30};
endmodule

module module161  (y, clk, wire165, wire164, wire163, wire162);
  output wire [(32'hf3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire165;
  input wire [(4'h8):(1'h0)] wire164;
  input wire [(3'h7):(1'h0)] wire163;
  input wire signed [(5'h11):(1'h0)] wire162;
  wire [(5'h14):(1'h0)] wire184;
  wire [(5'h15):(1'h0)] wire183;
  wire [(3'h4):(1'h0)] wire182;
  wire [(5'h14):(1'h0)] wire181;
  wire signed [(5'h15):(1'h0)] wire180;
  wire [(5'h12):(1'h0)] wire179;
  wire [(4'ha):(1'h0)] wire178;
  wire [(3'h5):(1'h0)] wire177;
  wire signed [(4'hc):(1'h0)] wire176;
  wire [(4'hb):(1'h0)] wire175;
  wire [(2'h2):(1'h0)] wire174;
  wire signed [(3'h4):(1'h0)] wire173;
  wire signed [(4'hb):(1'h0)] wire172;
  wire [(3'h6):(1'h0)] wire171;
  wire [(5'h15):(1'h0)] wire170;
  wire signed [(5'h12):(1'h0)] wire166;
  reg signed [(4'ha):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg167 = (1'h0);
  assign y = {wire184,
                 wire183,
                 wire182,
                 wire181,
                 wire180,
                 wire179,
                 wire178,
                 wire177,
                 wire176,
                 wire175,
                 wire174,
                 wire173,
                 wire172,
                 wire171,
                 wire170,
                 wire166,
                 reg169,
                 reg168,
                 reg167,
                 (1'h0)};
  assign wire166 = wire164;
  always
    @(posedge clk) begin
      reg167 <= ((8'hb1) ? wire165[(3'h6):(2'h2)] : wire165);
      reg168 <= (-wire163);
      reg169 <= ((!$unsigned((~|(8'hbe)))) ?
          (!$signed($unsigned(wire163))) : $signed(wire166));
    end
  assign wire170 = $signed($unsigned({(reg168 ? wire166 : (reg169 <<< wire166)),
                       ((!reg168) ? (wire162 & wire163) : wire164)}));
  assign wire171 = reg169[(1'h1):(1'h1)];
  assign wire172 = wire166[(3'h4):(2'h2)];
  assign wire173 = {{reg169}};
  assign wire174 = ($signed(wire166) ?
                       $unsigned($signed($signed((wire170 ^~ wire171)))) : wire162);
  assign wire175 = (+(8'hac));
  assign wire176 = wire170[(3'h6):(1'h0)];
  assign wire177 = {({$signed((wire176 >> reg169))} ^~ $signed({$signed((8'ha0))}))};
  assign wire178 = wire171[(1'h0):(1'h0)];
  assign wire179 = wire163[(3'h6):(1'h1)];
  assign wire180 = (wire165 ?
                       ({(wire166[(3'h6):(2'h3)] ?
                                   (wire165 ? wire174 : (8'hb9)) : (&reg169))} ?
                           (^~wire162) : ($unsigned(((8'hac) > wire175)) != wire179)) : ($signed({(wire162 << reg168)}) >>> (((~wire163) == (+wire171)) ?
                           (~^$signed(wire174)) : $signed(wire179[(2'h2):(1'h1)]))));
  assign wire181 = $signed((-((^(~^wire174)) - wire171)));
  assign wire182 = wire171;
  assign wire183 = wire170[(4'hf):(1'h1)];
  assign wire184 = wire163[(1'h0):(1'h0)];
endmodule
