clock_mig_sim_netlist.v,verilog,xil_defaultlib,../../../../Motor.srcs/sources_1/ip/clock_mig/clock_mig_sim_netlist.v,incdir="../../../../Motor.srcs/sources_1/ip/clock_mig"
glbl.v,Verilog,xil_defaultlib,glbl.v
