[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CoreId|CoreId>io_If_IdReady",
    "sources":[
      "~CoreId|CoreId>io_Exe_ExeReady",
      "~CoreId|CoreId>io_RegFile_RValid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CoreId|CoreId>io_RegFile_Rs2",
    "sources":[
      "~CoreId|CoreId>io_If_IfInstr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CoreId|CoreId>io_RegFile_Rs1",
    "sources":[
      "~CoreId|CoreId>io_If_IfInstr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CoreId|CoreId>io_RegFile_Rd",
    "sources":[
      "~CoreId|CoreId>io_If_IfInstr"
    ]
  }
]