<?xml version="1.0"?>
<block name="vexriscv_small.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:cac8e1ce5e007c89ef841e8f1d18aee3de1b465eb7b26650fe559f1f2c721d57" atom_netlist_id="SHA256:b623332a41035b9503d914c038d4f0af7bde8dd36c4ff3e66740ddda08ca2219">
	<inputs>iBus_cmd_ready iBus_rsp_valid iBus_rsp_payload_inst[2] iBus_rsp_payload_inst[3] iBus_rsp_payload_inst[4] iBus_rsp_payload_inst[5] iBus_rsp_payload_inst[6] iBus_rsp_payload_inst[7] iBus_rsp_payload_inst[8] iBus_rsp_payload_inst[9] iBus_rsp_payload_inst[10] iBus_rsp_payload_inst[11] iBus_rsp_payload_inst[12] iBus_rsp_payload_inst[13] iBus_rsp_payload_inst[14] iBus_rsp_payload_inst[15] iBus_rsp_payload_inst[16] iBus_rsp_payload_inst[17] iBus_rsp_payload_inst[18] iBus_rsp_payload_inst[19] iBus_rsp_payload_inst[20] iBus_rsp_payload_inst[21] iBus_rsp_payload_inst[22] iBus_rsp_payload_inst[23] iBus_rsp_payload_inst[24] iBus_rsp_payload_inst[25] iBus_rsp_payload_inst[26] iBus_rsp_payload_inst[27] iBus_rsp_payload_inst[28] iBus_rsp_payload_inst[29] iBus_rsp_payload_inst[30] iBus_rsp_payload_inst[31] timerInterrupt externalInterrupt softwareInterrupt dBus_cmd_ready dBus_rsp_ready dBus_rsp_data[0] dBus_rsp_data[1] dBus_rsp_data[2] dBus_rsp_data[3] dBus_rsp_data[4] dBus_rsp_data[5] dBus_rsp_data[6] dBus_rsp_data[7] dBus_rsp_data[8] dBus_rsp_data[9] dBus_rsp_data[10] dBus_rsp_data[11] dBus_rsp_data[12] dBus_rsp_data[13] dBus_rsp_data[14] dBus_rsp_data[15] dBus_rsp_data[16] dBus_rsp_data[17] dBus_rsp_data[18] dBus_rsp_data[19] dBus_rsp_data[20] dBus_rsp_data[21] dBus_rsp_data[22] dBus_rsp_data[23] dBus_rsp_data[24] dBus_rsp_data[25] dBus_rsp_data[26] dBus_rsp_data[27] dBus_rsp_data[28] dBus_rsp_data[29] dBus_rsp_data[30] dBus_rsp_data[31] clk reset</inputs>
	<outputs>out:iBus_cmd_valid out:iBus_cmd_payload_pc[0] out:iBus_cmd_payload_pc[1] out:iBus_cmd_payload_pc[2] out:iBus_cmd_payload_pc[3] out:iBus_cmd_payload_pc[4] out:iBus_cmd_payload_pc[5] out:iBus_cmd_payload_pc[6] out:iBus_cmd_payload_pc[7] out:iBus_cmd_payload_pc[8] out:iBus_cmd_payload_pc[9] out:iBus_cmd_payload_pc[10] out:iBus_cmd_payload_pc[11] out:iBus_cmd_payload_pc[12] out:iBus_cmd_payload_pc[13] out:iBus_cmd_payload_pc[14] out:iBus_cmd_payload_pc[15] out:iBus_cmd_payload_pc[16] out:iBus_cmd_payload_pc[17] out:iBus_cmd_payload_pc[18] out:iBus_cmd_payload_pc[19] out:iBus_cmd_payload_pc[20] out:iBus_cmd_payload_pc[21] out:iBus_cmd_payload_pc[22] out:iBus_cmd_payload_pc[23] out:iBus_cmd_payload_pc[24] out:iBus_cmd_payload_pc[25] out:iBus_cmd_payload_pc[26] out:iBus_cmd_payload_pc[27] out:iBus_cmd_payload_pc[28] out:iBus_cmd_payload_pc[29] out:iBus_cmd_payload_pc[30] out:iBus_cmd_payload_pc[31] out:dBus_cmd_valid out:dBus_cmd_payload_wr out:dBus_cmd_payload_address[0] out:dBus_cmd_payload_address[1] out:dBus_cmd_payload_address[2] out:dBus_cmd_payload_address[3] out:dBus_cmd_payload_address[4] out:dBus_cmd_payload_address[5] out:dBus_cmd_payload_address[6] out:dBus_cmd_payload_address[7] out:dBus_cmd_payload_address[8] out:dBus_cmd_payload_address[9] out:dBus_cmd_payload_address[10] out:dBus_cmd_payload_address[11] out:dBus_cmd_payload_address[12] out:dBus_cmd_payload_address[13] out:dBus_cmd_payload_address[14] out:dBus_cmd_payload_address[15] out:dBus_cmd_payload_address[16] out:dBus_cmd_payload_address[17] out:dBus_cmd_payload_address[18] out:dBus_cmd_payload_address[19] out:dBus_cmd_payload_address[20] out:dBus_cmd_payload_address[21] out:dBus_cmd_payload_address[22] out:dBus_cmd_payload_address[23] out:dBus_cmd_payload_address[24] out:dBus_cmd_payload_address[25] out:dBus_cmd_payload_address[26] out:dBus_cmd_payload_address[27] out:dBus_cmd_payload_address[28] out:dBus_cmd_payload_address[29] out:dBus_cmd_payload_address[30] out:dBus_cmd_payload_address[31] out:dBus_cmd_payload_data[0] out:dBus_cmd_payload_data[1] out:dBus_cmd_payload_data[2] out:dBus_cmd_payload_data[3] out:dBus_cmd_payload_data[4] out:dBus_cmd_payload_data[5] out:dBus_cmd_payload_data[6] out:dBus_cmd_payload_data[7] out:dBus_cmd_payload_data[8] out:dBus_cmd_payload_data[9] out:dBus_cmd_payload_data[10] out:dBus_cmd_payload_data[11] out:dBus_cmd_payload_data[12] out:dBus_cmd_payload_data[13] out:dBus_cmd_payload_data[14] out:dBus_cmd_payload_data[15] out:dBus_cmd_payload_data[16] out:dBus_cmd_payload_data[17] out:dBus_cmd_payload_data[18] out:dBus_cmd_payload_data[19] out:dBus_cmd_payload_data[20] out:dBus_cmd_payload_data[21] out:dBus_cmd_payload_data[22] out:dBus_cmd_payload_data[23] out:dBus_cmd_payload_data[24] out:dBus_cmd_payload_data[25] out:dBus_cmd_payload_data[26] out:dBus_cmd_payload_data[27] out:dBus_cmd_payload_data[28] out:dBus_cmd_payload_data[29] out:dBus_cmd_payload_data[30] out:dBus_cmd_payload_data[31] out:dBus_cmd_payload_size[0] out:dBus_cmd_payload_size[1]</outputs>
	<clocks>clk</clocks>
	<block name="_zz_110[0]" instance="memory[0]" mode="mem_16K_dp">
		<inputs>
			<port name="waddr">lastStageRegFileWrite_payload_address[0] lastStageRegFileWrite_payload_address[1] lastStageRegFileWrite_payload_address[2] lastStageRegFileWrite_payload_address[3] lastStageRegFileWrite_payload_address[4] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="raddr">decode_INSTRUCTION_ANTICIPATED[20] decode_INSTRUCTION_ANTICIPATED[21] decode_INSTRUCTION_ANTICIPATED[22] decode_INSTRUCTION_ANTICIPATED[23] decode_INSTRUCTION_ANTICIPATED[24] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="d_in">lastStageRegFileWrite_payload_data[0] lastStageRegFileWrite_payload_data[1] lastStageRegFileWrite_payload_data[2] lastStageRegFileWrite_payload_data[3] lastStageRegFileWrite_payload_data[4] lastStageRegFileWrite_payload_data[5] lastStageRegFileWrite_payload_data[6] lastStageRegFileWrite_payload_data[7] lastStageRegFileWrite_payload_data[8] lastStageRegFileWrite_payload_data[9] lastStageRegFileWrite_payload_data[10] lastStageRegFileWrite_payload_data[11] lastStageRegFileWrite_payload_data[12] lastStageRegFileWrite_payload_data[13] lastStageRegFileWrite_payload_data[14] lastStageRegFileWrite_payload_data[15] lastStageRegFileWrite_payload_data[16] lastStageRegFileWrite_payload_data[17] lastStageRegFileWrite_payload_data[18] lastStageRegFileWrite_payload_data[19] lastStageRegFileWrite_payload_data[20] lastStageRegFileWrite_payload_data[21] lastStageRegFileWrite_payload_data[22] lastStageRegFileWrite_payload_data[23] lastStageRegFileWrite_payload_data[24] lastStageRegFileWrite_payload_data[25] lastStageRegFileWrite_payload_data[26] lastStageRegFileWrite_payload_data[27] lastStageRegFileWrite_payload_data[28] lastStageRegFileWrite_payload_data[29] lastStageRegFileWrite_payload_data[30] lastStageRegFileWrite_payload_data[31]</port>
			<port name="wenb">$true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
			<port name="wen">_zz_31</port>
			<port name="ren">$true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
		</inputs>
		<outputs>
			<port name="d_out">mem_16K_dp[0].d_out[0]-&gt;dataout mem_16K_dp[0].d_out[1]-&gt;dataout mem_16K_dp[0].d_out[2]-&gt;dataout mem_16K_dp[0].d_out[3]-&gt;dataout mem_16K_dp[0].d_out[4]-&gt;dataout mem_16K_dp[0].d_out[5]-&gt;dataout mem_16K_dp[0].d_out[6]-&gt;dataout mem_16K_dp[0].d_out[7]-&gt;dataout mem_16K_dp[0].d_out[8]-&gt;dataout mem_16K_dp[0].d_out[9]-&gt;dataout mem_16K_dp[0].d_out[10]-&gt;dataout mem_16K_dp[0].d_out[11]-&gt;dataout mem_16K_dp[0].d_out[12]-&gt;dataout mem_16K_dp[0].d_out[13]-&gt;dataout mem_16K_dp[0].d_out[14]-&gt;dataout mem_16K_dp[0].d_out[15]-&gt;dataout mem_16K_dp[0].d_out[16]-&gt;dataout mem_16K_dp[0].d_out[17]-&gt;dataout mem_16K_dp[0].d_out[18]-&gt;dataout mem_16K_dp[0].d_out[19]-&gt;dataout mem_16K_dp[0].d_out[20]-&gt;dataout mem_16K_dp[0].d_out[21]-&gt;dataout mem_16K_dp[0].d_out[22]-&gt;dataout mem_16K_dp[0].d_out[23]-&gt;dataout mem_16K_dp[0].d_out[24]-&gt;dataout mem_16K_dp[0].d_out[25]-&gt;dataout mem_16K_dp[0].d_out[26]-&gt;dataout mem_16K_dp[0].d_out[27]-&gt;dataout mem_16K_dp[0].d_out[28]-&gt;dataout mem_16K_dp[0].d_out[29]-&gt;dataout mem_16K_dp[0].d_out[30]-&gt;dataout mem_16K_dp[0].d_out[31]-&gt;dataout</port>
		</outputs>
		<clocks>
			<port name="rclk">clk</port>
			<port name="wclk">clk</port>
		</clocks>
		<block name="_zz_110[0]" instance="mem_16K_dp[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="waddr">memory.waddr[0]-&gt;waddress memory.waddr[1]-&gt;waddress memory.waddr[2]-&gt;waddress memory.waddr[3]-&gt;waddress memory.waddr[4]-&gt;waddress memory.waddr[5]-&gt;waddress memory.waddr[6]-&gt;waddress memory.waddr[7]-&gt;waddress memory.waddr[8]-&gt;waddress</port>
				<port name="raddr">memory.raddr[0]-&gt;raddress memory.raddr[1]-&gt;raddress memory.raddr[2]-&gt;raddress memory.raddr[3]-&gt;raddress memory.raddr[4]-&gt;raddress memory.raddr[5]-&gt;raddress memory.raddr[6]-&gt;raddress memory.raddr[7]-&gt;raddress memory.raddr[8]-&gt;raddress</port>
				<port name="d_in">memory.d_in[0]-&gt;data_input memory.d_in[1]-&gt;data_input memory.d_in[2]-&gt;data_input memory.d_in[3]-&gt;data_input memory.d_in[4]-&gt;data_input memory.d_in[5]-&gt;data_input memory.d_in[6]-&gt;data_input memory.d_in[7]-&gt;data_input memory.d_in[8]-&gt;data_input memory.d_in[9]-&gt;data_input memory.d_in[10]-&gt;data_input memory.d_in[11]-&gt;data_input memory.d_in[12]-&gt;data_input memory.d_in[13]-&gt;data_input memory.d_in[14]-&gt;data_input memory.d_in[15]-&gt;data_input memory.d_in[16]-&gt;data_input memory.d_in[17]-&gt;data_input memory.d_in[18]-&gt;data_input memory.d_in[19]-&gt;data_input memory.d_in[20]-&gt;data_input memory.d_in[21]-&gt;data_input memory.d_in[22]-&gt;data_input memory.d_in[23]-&gt;data_input memory.d_in[24]-&gt;data_input memory.d_in[25]-&gt;data_input memory.d_in[26]-&gt;data_input memory.d_in[27]-&gt;data_input memory.d_in[28]-&gt;data_input memory.d_in[29]-&gt;data_input memory.d_in[30]-&gt;data_input memory.d_in[31]-&gt;data_input</port>
				<port name="wenb">memory.wenb[0]-&gt;write_mask memory.wenb[1]-&gt;write_mask memory.wenb[2]-&gt;write_mask memory.wenb[3]-&gt;write_mask memory.wenb[4]-&gt;write_mask memory.wenb[5]-&gt;write_mask memory.wenb[6]-&gt;write_mask memory.wenb[7]-&gt;write_mask memory.wenb[8]-&gt;write_mask memory.wenb[9]-&gt;write_mask memory.wenb[10]-&gt;write_mask memory.wenb[11]-&gt;write_mask memory.wenb[12]-&gt;write_mask memory.wenb[13]-&gt;write_mask memory.wenb[14]-&gt;write_mask memory.wenb[15]-&gt;write_mask memory.wenb[16]-&gt;write_mask memory.wenb[17]-&gt;write_mask memory.wenb[18]-&gt;write_mask memory.wenb[19]-&gt;write_mask memory.wenb[20]-&gt;write_mask memory.wenb[21]-&gt;write_mask memory.wenb[22]-&gt;write_mask memory.wenb[23]-&gt;write_mask memory.wenb[24]-&gt;write_mask memory.wenb[25]-&gt;write_mask memory.wenb[26]-&gt;write_mask memory.wenb[27]-&gt;write_mask memory.wenb[28]-&gt;write_mask memory.wenb[29]-&gt;write_mask memory.wenb[30]-&gt;write_mask memory.wenb[31]-&gt;write_mask</port>
				<port name="wen">memory.wen[0]-&gt;writeen</port>
				<port name="ren">memory.ren[0]-&gt;readen</port>
			</inputs>
			<outputs>
				<port name="d_out">_zz_110[0]___zz_132_$lut_A_Y[5] _zz_110[1] _zz_110[2] _zz_110[3] _zz_110[4] _zz_110[5] _zz_110[6] _zz_110[7] _zz_110[8] _zz_110[9] _zz_110[10] _zz_110[11] _zz_110[12] _zz_110[13] _zz_110[14] _zz_110[15] _zz_110[16] _zz_110[17] _zz_110[18] _zz_110[19] _zz_110[20] _zz_110[21] _zz_110[22] _zz_110[23] _zz_110[24] _zz_110[25] _zz_110[26] _zz_110[27] _zz_110[28] _zz_110[29] _zz_110[30] _zz_110[31]</port>
			</outputs>
			<clocks>
				<port name="rclk">memory.rclk[0]-&gt;rclk</port>
				<port name="wclk">memory.wclk[0]-&gt;wclk</port>
			</clocks>
		</block>
	</block>
	<block name="_zz_109[0]" instance="memory[1]" mode="mem_16K_dp">
		<inputs>
			<port name="waddr">lastStageRegFileWrite_payload_address[0] lastStageRegFileWrite_payload_address[1] lastStageRegFileWrite_payload_address[2] lastStageRegFileWrite_payload_address[3] lastStageRegFileWrite_payload_address[4] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="raddr">decode_INSTRUCTION_ANTICIPATED[15] decode_INSTRUCTION_ANTICIPATED[16] decode_INSTRUCTION_ANTICIPATED[17] decode_INSTRUCTION_ANTICIPATED[18] decode_INSTRUCTION_ANTICIPATED[19] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="d_in">lastStageRegFileWrite_payload_data[0] lastStageRegFileWrite_payload_data[1] lastStageRegFileWrite_payload_data[2] lastStageRegFileWrite_payload_data[3] lastStageRegFileWrite_payload_data[4] lastStageRegFileWrite_payload_data[5] lastStageRegFileWrite_payload_data[6] lastStageRegFileWrite_payload_data[7] lastStageRegFileWrite_payload_data[8] lastStageRegFileWrite_payload_data[9] lastStageRegFileWrite_payload_data[10] lastStageRegFileWrite_payload_data[11] lastStageRegFileWrite_payload_data[12] lastStageRegFileWrite_payload_data[13] lastStageRegFileWrite_payload_data[14] lastStageRegFileWrite_payload_data[15] lastStageRegFileWrite_payload_data[16] lastStageRegFileWrite_payload_data[17] lastStageRegFileWrite_payload_data[18] lastStageRegFileWrite_payload_data[19] lastStageRegFileWrite_payload_data[20] lastStageRegFileWrite_payload_data[21] lastStageRegFileWrite_payload_data[22] lastStageRegFileWrite_payload_data[23] lastStageRegFileWrite_payload_data[24] lastStageRegFileWrite_payload_data[25] lastStageRegFileWrite_payload_data[26] lastStageRegFileWrite_payload_data[27] lastStageRegFileWrite_payload_data[28] lastStageRegFileWrite_payload_data[29] lastStageRegFileWrite_payload_data[30] lastStageRegFileWrite_payload_data[31]</port>
			<port name="wenb">$true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
			<port name="wen">_zz_31</port>
			<port name="ren">$true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
		</inputs>
		<outputs>
			<port name="d_out">mem_16K_dp[0].d_out[0]-&gt;dataout mem_16K_dp[0].d_out[1]-&gt;dataout mem_16K_dp[0].d_out[2]-&gt;dataout mem_16K_dp[0].d_out[3]-&gt;dataout mem_16K_dp[0].d_out[4]-&gt;dataout mem_16K_dp[0].d_out[5]-&gt;dataout mem_16K_dp[0].d_out[6]-&gt;dataout mem_16K_dp[0].d_out[7]-&gt;dataout mem_16K_dp[0].d_out[8]-&gt;dataout mem_16K_dp[0].d_out[9]-&gt;dataout mem_16K_dp[0].d_out[10]-&gt;dataout mem_16K_dp[0].d_out[11]-&gt;dataout mem_16K_dp[0].d_out[12]-&gt;dataout mem_16K_dp[0].d_out[13]-&gt;dataout mem_16K_dp[0].d_out[14]-&gt;dataout mem_16K_dp[0].d_out[15]-&gt;dataout mem_16K_dp[0].d_out[16]-&gt;dataout mem_16K_dp[0].d_out[17]-&gt;dataout mem_16K_dp[0].d_out[18]-&gt;dataout mem_16K_dp[0].d_out[19]-&gt;dataout mem_16K_dp[0].d_out[20]-&gt;dataout mem_16K_dp[0].d_out[21]-&gt;dataout mem_16K_dp[0].d_out[22]-&gt;dataout mem_16K_dp[0].d_out[23]-&gt;dataout mem_16K_dp[0].d_out[24]-&gt;dataout mem_16K_dp[0].d_out[25]-&gt;dataout mem_16K_dp[0].d_out[26]-&gt;dataout mem_16K_dp[0].d_out[27]-&gt;dataout mem_16K_dp[0].d_out[28]-&gt;dataout mem_16K_dp[0].d_out[29]-&gt;dataout mem_16K_dp[0].d_out[30]-&gt;dataout mem_16K_dp[0].d_out[31]-&gt;dataout</port>
		</outputs>
		<clocks>
			<port name="rclk">clk</port>
			<port name="wclk">clk</port>
		</clocks>
		<block name="_zz_109[0]" instance="mem_16K_dp[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="waddr">memory.waddr[0]-&gt;waddress memory.waddr[1]-&gt;waddress memory.waddr[2]-&gt;waddress memory.waddr[3]-&gt;waddress memory.waddr[4]-&gt;waddress memory.waddr[5]-&gt;waddress memory.waddr[6]-&gt;waddress memory.waddr[7]-&gt;waddress memory.waddr[8]-&gt;waddress</port>
				<port name="raddr">memory.raddr[0]-&gt;raddress memory.raddr[1]-&gt;raddress memory.raddr[2]-&gt;raddress memory.raddr[3]-&gt;raddress memory.raddr[4]-&gt;raddress memory.raddr[5]-&gt;raddress memory.raddr[6]-&gt;raddress memory.raddr[7]-&gt;raddress memory.raddr[8]-&gt;raddress</port>
				<port name="d_in">memory.d_in[0]-&gt;data_input memory.d_in[1]-&gt;data_input memory.d_in[2]-&gt;data_input memory.d_in[3]-&gt;data_input memory.d_in[4]-&gt;data_input memory.d_in[5]-&gt;data_input memory.d_in[6]-&gt;data_input memory.d_in[7]-&gt;data_input memory.d_in[8]-&gt;data_input memory.d_in[9]-&gt;data_input memory.d_in[10]-&gt;data_input memory.d_in[11]-&gt;data_input memory.d_in[12]-&gt;data_input memory.d_in[13]-&gt;data_input memory.d_in[14]-&gt;data_input memory.d_in[15]-&gt;data_input memory.d_in[16]-&gt;data_input memory.d_in[17]-&gt;data_input memory.d_in[18]-&gt;data_input memory.d_in[19]-&gt;data_input memory.d_in[20]-&gt;data_input memory.d_in[21]-&gt;data_input memory.d_in[22]-&gt;data_input memory.d_in[23]-&gt;data_input memory.d_in[24]-&gt;data_input memory.d_in[25]-&gt;data_input memory.d_in[26]-&gt;data_input memory.d_in[27]-&gt;data_input memory.d_in[28]-&gt;data_input memory.d_in[29]-&gt;data_input memory.d_in[30]-&gt;data_input memory.d_in[31]-&gt;data_input</port>
				<port name="wenb">memory.wenb[0]-&gt;write_mask memory.wenb[1]-&gt;write_mask memory.wenb[2]-&gt;write_mask memory.wenb[3]-&gt;write_mask memory.wenb[4]-&gt;write_mask memory.wenb[5]-&gt;write_mask memory.wenb[6]-&gt;write_mask memory.wenb[7]-&gt;write_mask memory.wenb[8]-&gt;write_mask memory.wenb[9]-&gt;write_mask memory.wenb[10]-&gt;write_mask memory.wenb[11]-&gt;write_mask memory.wenb[12]-&gt;write_mask memory.wenb[13]-&gt;write_mask memory.wenb[14]-&gt;write_mask memory.wenb[15]-&gt;write_mask memory.wenb[16]-&gt;write_mask memory.wenb[17]-&gt;write_mask memory.wenb[18]-&gt;write_mask memory.wenb[19]-&gt;write_mask memory.wenb[20]-&gt;write_mask memory.wenb[21]-&gt;write_mask memory.wenb[22]-&gt;write_mask memory.wenb[23]-&gt;write_mask memory.wenb[24]-&gt;write_mask memory.wenb[25]-&gt;write_mask memory.wenb[26]-&gt;write_mask memory.wenb[27]-&gt;write_mask memory.wenb[28]-&gt;write_mask memory.wenb[29]-&gt;write_mask memory.wenb[30]-&gt;write_mask memory.wenb[31]-&gt;write_mask</port>
				<port name="wen">memory.wen[0]-&gt;writeen</port>
				<port name="ren">memory.ren[0]-&gt;readen</port>
			</inputs>
			<outputs>
				<port name="d_out">_zz_109[0] _zz_109[1] _zz_109[2] _zz_109[3] _zz_109[4] _zz_109[5] _zz_109[6] _zz_109[7] _zz_109[8] _zz_109[9] _zz_109[10] _zz_109[11] _zz_109[12] _zz_109[13] _zz_109[14] _zz_109[15] _zz_109[16] _zz_109[17] _zz_109[18] _zz_109[19] _zz_109[20] _zz_109[21] _zz_109[22] _zz_109[23] _zz_109[24] _zz_109[25] _zz_109[26] _zz_109[27] _zz_109[28] _zz_109[29] _zz_109[30] _zz_109[31]</port>
			</outputs>
			<clocks>
				<port name="rclk">memory.rclk[0]-&gt;rclk</port>
				<port name="wclk">memory.wclk[0]-&gt;wclk</port>
			</clocks>
		</block>
	</block>
	<block name="_zz_39[0]" instance="clb[2]" mode="default">
		<inputs>
			<port name="I0">dBus_cmd_payload_address_$lut_Y_27_A[1]__decode_to_execute_SRC2[31] dBus_cmd_payload_address_$lut_Y_1_A[2]___zz_161[29] _zz_39_frac_lut6_lut6_out_28_in[4] dBus_cmd_payload_address_$lut_Y_27_A[2]___zz_161[31] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3] dBus_cmd_payload_address_$lut_Y_3_A[5]__decode_to_execute_SRC2[28] _zz_39_frac_lut6_lut6_out_in[0] _zz_39_frac_lut6_lut6_out_in[5] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0]</port>
			<port name="I1">_zz_39_frac_lut6_lut6_out_28_in[3] dBus_cmd_payload_address_$lut_Y_3_A[4]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[2]__decode_to_execute_SRC2[27] _zz_1[1] open open decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1] dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2] open dBus_cmd_payload_address_$lut_Y_27_A[2]___zz_161[31] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3]</port>
			<port name="I2">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] decode_to_execute_SRC_LESS_UNSIGNED__dBus_cmd_payload_address_$lut_Y_27_A[5] _zz_39_frac_lut6_lut6_out_28_in[1] _zz_39_frac_lut6_lut6_out_28_in[5]__execute_CsrPlugin_csr_834_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in[2] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_3_A[2]___zz_161[27]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[3] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0] dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28] dBus_cmd_payload_address_$lut_Y_1_A[5]__decode_to_execute_SRC2[30]</port>
			<port name="I3">_zz_39_frac_lut6_lut6_out_28_in[2] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5] dBus_cmd_payload_address_$lut_Y_3_A[0] open open open CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] open dBus_cmd_payload_address_$lut_Y_1_A[4]__decode_to_execute_SRC2[29]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_$lut_Y_A" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[7]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 clb.I0[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[30]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 open clb.I0[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[30]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[1]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_1_A[0]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I3[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_1_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_1_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_1_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_1_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_BRANCH_DO_dffre_Q_D" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_BRANCH_DO_dffre_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_BRANCH_DO_dffre_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_to_memory_BRANCH_DO_dffre_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_to_memory_BRANCH_DO_dffre_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_BRANCH_DO" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_BRANCH_DO" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_BRANCH_DO</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[31]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[31]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[31]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[31]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[31]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_27_A[4]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_27_A[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_27_A[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_27_A[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_27_A[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in[0]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_28_in[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_28_in[0]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[0]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[0]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address_$lut_Y_11_A[2]" instance="clb[3]" mode="default">
		<inputs>
			<port name="I0">dBus_cmd_payload_address_$lut_Y_9_A[3]___zz_161[21] dBus_cmd_payload_address_$lut_Y_5_A[2]___zz_161[25] dBus_cmd_payload_address_$lut_Y_9_A[2] dBus_cmd_payload_address_$lut_Y_3_A[2]___zz_161[27]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[3] dBus_cmd_payload_address_$lut_Y_14_A[5] dBus_cmd_payload_address_$lut_Y_17_A[5]___zz_161[14] dBus_cmd_payload_address_$lut_Y_11_A[1] dBus_cmd_payload_address_$lut_Y_17_A[0] dBus_cmd_payload_address_$lut_Y_5_A[4]__decode_to_execute_SRC2[25] dBus_cmd_payload_address_$lut_Y_11_A[0]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_14_A[1] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]___zz_161[23]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[2] dBus_cmd_payload_address_$lut_Y_5_A[5]__decode_to_execute_SRC2[26] dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28] dBus_cmd_payload_address_$lut_Y_14_A[2]___zz_161[16] dBus_cmd_payload_address_$lut_Y_9_A[1] dBus_cmd_payload_address_$lut_Y_9_A[4]___zz_161[20] dBus_cmd_payload_address_$lut_Y_17_A[2] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] dBus_cmd_payload_address_$lut_Y_11_A[3]</port>
			<port name="I2">dBus_cmd_payload_address_$lut_Y_5_A[1]___zz_161[26] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[4] dBus_cmd_payload_address_$lut_Y_3_A[5]__decode_to_execute_SRC2[28] dBus_cmd_payload_address_$lut_Y_5_A[4]__decode_to_execute_SRC2[25] _zz_87[14] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5] dBus_cmd_payload_address_$lut_Y_14_A[3]___zz_161[15] dBus_cmd_payload_address_$lut_Y_11_A[4]___zz_161[18]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[1] dBus_cmd_payload_address_$lut_Y_9_A[5] dBus_cmd_payload_address_$lut_Y_14_A[4]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_17_A[1] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] dBus_cmd_payload_address_$lut_Y_3_A[4]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[2]__decode_to_execute_SRC2[27] dBus_cmd_payload_address_$lut_Y_17_A[3] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[3] open dBus_cmd_payload_address_$lut_Y_11_A[5]___zz_161[19] dBus_cmd_payload_address_$lut_Y_9_A[2] dBus_cmd_payload_address_$lut_Y_9_A[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open open open open open</port>
			<port name="enable">open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_7_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_7_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_8_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_8_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_8_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_8_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_8_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[2]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_17_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_17_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_17_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_4_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_4_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_2_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[3]-&gt;crossbar0 clb.I1[8]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_2_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_2_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_2_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_2_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_3_A[0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[2]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_3_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_3_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_3_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_3_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A[0]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[5]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I3[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_5_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_5_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_9_A[0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_9_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_9_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_14_A[0]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I3[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_14_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_14_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_11_A[2]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_11_A[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_11_A[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address_$lut_Y_17_A[1]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I0">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1] dBus_cmd_payload_address_$lut_Y_22_A[3]__dBus_cmd_payload_address_$lut_Y_22_A_1[1] dBus_cmd_payload_address_$lut_Y_19_A[4]___zz_161[10]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[0] decode_to_execute_SRC1_dffre_Q_9_D decode_to_execute_SRC1_dffre_Q_7_D dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]___zz_161[8]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[2] dBus_cmd_payload_address_$lut_Y_22_A[2]___zz_161[5]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_22_A_1[2] open open open</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_19_A[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__decode_to_execute_SRC2[3] decode_to_execute_SRC1_dffre_Q_10_D dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4] open open open open dBus_cmd_payload_address_$lut_Y_25_A[3]___zz_161[2] dBus_cmd_payload_address_$lut_Y_19_A[3]</port>
			<port name="I2">open _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] _zz_87[2] _zz_87[4] dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7] dBus_cmd_payload_address_$lut_Y_22_A[5]___zz_161[6]__dBus_cmd_payload_address_$lut_Y_22_A_1[3] dBus_cmd_payload_address_$lut_Y_25_A[4]___zz_161[3] _zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_19_A[1] open open open open open _zz_87[0] open open dBus_cmd_payload_address_$lut_Y_22_A[4]__dBus_cmd_payload_address_$lut_Y_22_A_1[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_161[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 open clb.I1[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_161[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC2[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 open fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_22_A_1[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I3[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC2[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_25_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[3]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_$lut_Y_2_A_$lut_Y_A_1[4]___zz_161[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_25_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_25_A[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_25_A[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 fle[4].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_22_A_1[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_22_A_1[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A[2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_19_A[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_17_A[1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_17_A[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address_$lut_Y_17_A[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I0">execute_BranchPlugin_branchAdder_$lut_Y_9_A[4] execute_BranchPlugin_branchAdder_$lut_Y_A_2 execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4] execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3] execute_BranchPlugin_branchAdder_$lut_Y_15_A[0] open execute_BranchPlugin_branchAdder_$lut_Y_A execute_BranchPlugin_branchAdder_$lut_Y_15_A[5] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[0] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[3]</port>
			<port name="I1">execute_BranchPlugin_branchAdder_$lut_Y_5_A[2] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[4] open execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[1] execute_BranchPlugin_branchAdder_$lut_Y_9_A[3] execute_BranchPlugin_branchAdder_$lut_Y_10_A[1] execute_BranchPlugin_branchAdder_$lut_Y_10_A[4] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] execute_BranchPlugin_branchAdder_$lut_Y_9_A[2] execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]</port>
			<port name="I2">execute_BranchPlugin_branchAdder_$lut_Y_9_A[1] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[5] execute_BranchPlugin_branchAdder_$lut_Y_5_A[1] execute_BranchPlugin_branchAdder_$lut_Y_A_1 execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5] execute_BranchPlugin_branchAdder_$lut_Y_15_A[3] execute_BranchPlugin_branchAdder_$lut_Y_9_A[3] execute_BranchPlugin_branchAdder_$lut_Y_10_A[2] execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2] execute_BranchPlugin_branchAdder_$lut_Y_5_A[3] execute_BranchPlugin_branchAdder_$lut_Y_5_A[4] open open open open execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]___zz_168[18] open execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_BRANCH_CALC[31]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="execute_BRANCH_CALC[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[29]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 open clb.I1[7]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[3]__BranchPlugin_jumpInterface_payload[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[3]__BranchPlugin_jumpInterface_payload[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_3" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I3[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_3" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_3" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_3" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_A_3</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BRANCH_CALC[23]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[7]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[24]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[24]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[24]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[3]__BranchPlugin_jumpInterface_payload[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_7_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_7_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_7_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_7_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_7_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_8_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_8_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[0]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 clb.I3[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_9_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[1]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_10_A[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I0">_zz_168[3] execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0] execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1] _zz_102[5]___zz_168[4]___zz_170[4] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] _zz_109[2] execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4] _zz_168[10] _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] IBusSimplePlugin_injector_decodeInput_payload_pc[2]</port>
			<port name="I1">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2] _zz_168[1] open decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[2]___zz_170[2] execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]___zz_102[6]___zz_168[5]___zz_170[5] execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0] open open open execute_BranchPlugin_branchAdder_$lut_Y_24_A</port>
			<port name="I2">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]___zz_170[1] _zz_170[3] _zz_168[2] execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]___zz_102[10]___zz_168[9]___zz_170[9] execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]___zz_102[7]___zz_168[6]___zz_170[6] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 decode_to_execute_PC[5] _zz_109[1] execute_BranchPlugin_branchAdder_$lut_Y_23_A execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]</port>
			<port name="I3">decode_to_execute_RS1[5] open open open open open _zz_109[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open open open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[5]-&gt;crossbar2 open clb.I0[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_168[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open clb.I0[8]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_168[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_25_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 open clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_25_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_25_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_24_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_23_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[3]__BranchPlugin_jumpInterface_payload[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="_zz_39[29]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I0">_zz_82[15] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_27_A[1]__decode_to_execute_SRC2[31] open open decode_to_execute_SRC2[12] _zz_39_frac_lut6_lut6_out_1_in[3] open open open</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_27_A[2]___zz_161[31] _zz_87[15] _zz_161[13] _zz_87[21] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open open open decode_to_execute_SRC2[14]</port>
			<port name="I2">open _zz_82[21] _zz_161[12] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] dBus_cmd_payload_address_$lut_Y_1_A[0] _zz_87[29] _zz_82[14] _zz_87[13] _zz_82[29]</port>
			<port name="I3">_zz_39_frac_lut6_lut6_out_1_in[4] open open open open open decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_14_A[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_14_A[3]___zz_161[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 open open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_9_A[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_9_A[3]___zz_161[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[21]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_9_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_9_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_9_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_SRC2[21]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_1_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_1_A[4]__decode_to_execute_SRC2[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_1_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_1_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_1_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_1_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_1_A[2]___zz_161[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 open open fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_17_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_17_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_17_A[5]___zz_161[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_14_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_14_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A_$lut_Y_A" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 fle[4].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1_$lut_Y_A_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[29]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[29]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[29]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[29]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[29]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[28]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I0">CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] _zz_39_frac_lut6_lut6_out_28_in[2] open decode_to_execute_REGFILE_WRITE_VALID__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[4] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[18]__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[3] open decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[9] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[8] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_2_A IBusSimplePlugin_injector_decodeInput_valid _zz_39_frac_lut6_lut6_out_2_in[3] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] _zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19]</port>
			<port name="I2">decode_to_execute_IS_CSR _zz_82[28] _zz_39_frac_lut6_lut6_out_28_in[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22] _zz_132_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[7]__decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[3] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[10] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[16] open</port>
			<port name="I3">_zz_39_frac_lut6_lut6_out_2_in[4] open open open open open _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] open open _zz_170[3]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open dBus_rsp_ready_$lut_A_Y execute_arbitration_isValid_dffre_Q_E dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open open open clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_170[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_170[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_170[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_170[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_170[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[2]___zz_170[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mie_MSIE_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_arbitration_isValid" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_arbitration_isValid" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_arbitration_isValid_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_arbitration_isValid_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_arbitration_isValid_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_arbitration_isValid" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_arbitration_isValid" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_arbitration_isValid__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_170[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_170[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_170[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_170[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_170[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[4]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 fle[1].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]___zz_170[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mie_MSIE_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mie_MSIE_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_10_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[28]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_3_A[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_3_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_3_A[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_3_A[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[28]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[28]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[28]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[28]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[28]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[28]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[28]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[28]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I0">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5] execute_BranchPlugin_branchAdder_$lut_Y_5_A[2] _zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31] execute_BranchPlugin_branchAdder_$lut_Y_5_A[4] execute_arbitration_isValid__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[3] open execute_to_memory_INSTRUCTION[8] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[2]___zz_170[2] decode_to_execute_REGFILE_WRITE_VALID__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[4] open</port>
			<port name="I1">_zz_117__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[4] execute_to_memory_INSTRUCTION[9] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[5] _zz_170[10] execute_BranchPlugin_branchAdder_$lut_Y_5_A[3] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3] open open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22] execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]</port>
			<port name="I2">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]___zz_29[11] _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[3]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[2]___zz_170[2] decode_INSTRUCTION_ANTICIPATED[23] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] decode_INSTRUCTION_ANTICIPATED[20] execute_to_memory_REGFILE_WRITE_VALID execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]__execute_to_memory_INSTRUCTION[11] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] memory_arbitration_isValid</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_5_A[1] open open open open open open open open _zz_1[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_91_$lut_A_Y[5]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_91_$lut_A_Y[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_91_$lut_A_Y[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_91_$lut_A_Y[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_91_$lut_A_Y[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[4]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_168[10]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 open fle[2].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_132_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_132_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_132_$lut_A_Y[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_132_$lut_A_Y[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_168[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_$lut_A_Y[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 open clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_91_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_91_$lut_A_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_91_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_91_$lut_A_Y[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_91_$lut_A_Y[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_to_memory_INSTRUCTION[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 fle[6].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[0]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]__execute_to_memory_INSTRUCTION[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_100" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I3[9]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_100" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_100" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_100" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_100" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_100" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_20[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_20[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_20[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_20[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_20[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[28]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BRANCH_CALC[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BRANCH_CALC[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="BranchPlugin_jumpInterface_payload[28]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="BranchPlugin_jumpInterface_payload[28]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">BranchPlugin_jumpInterface_payload[28]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[27]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I0">_zz_110[27] _zz_39_frac_lut6_lut6_out_3_in[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A _zz_132_$lut_A_Y[4] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4] open open open</port>
			<port name="I1">_zz_87[1] open decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5] IBusSimplePlugin_injector_decodeInput_payload_pc[27] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open open open decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3] _zz_39_frac_lut6_lut6_out_3_in[3]</port>
			<port name="I2">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5] _zz_87[18] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_1 _zz_39_$lut_Y_2_A_$lut_Y_A_1[4]___zz_161[1] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_3_A[0] _zz_82[18] _zz_83_$lut_A_Y _zz_82[27]</port>
			<port name="I3">CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open open open open _zz_87[5] decode_to_execute_SRC1_dffre_Q_6_D open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[1].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_22_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_22_A[3]__dBus_cmd_payload_address_$lut_Y_22_A_1[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]__decode_to_execute_SRC2[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]__decode_to_execute_SRC2[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_3_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_3_A[2]___zz_161[27]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 open open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_22_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_22_A[2]___zz_161[5]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_22_A_1[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 fle[3].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[3]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_11_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_11_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_11_A[4]___zz_161[18]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_11_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_11_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 fle[2].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[27]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_87[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_3_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_3_A[4]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[2]__decode_to_execute_SRC2[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[27]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[27]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[27]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[27]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[26]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I0">_zz_82[26] dBus_cmd_payload_address_$lut_Y_3_A[5]__decode_to_execute_SRC2[28] dBus_cmd_payload_address_$lut_Y_4_A open open _zz_132_$lut_A_Y[4] IBusSimplePlugin_injector_decodeInput_payload_pc[26] open open open</port>
			<port name="I1">_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28] dBus_cmd_payload_address_$lut_Y_19_A[2] decode_to_execute_SRC1_dffre_Q_2_D CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open open open decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0]</port>
			<port name="I2">_zz_87[10] _zz_83_$lut_A_Y _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_87[11] _zz_39_frac_lut6_lut6_out_4_in[3] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] decode_to_execute_SRC1_dffre_Q_1_D _zz_87[9] _zz_39_frac_lut6_lut6_out_4_in[4]</port>
			<port name="I3">_zz_110[26] open open open open open _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] open open dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 open fle[3].out[0]-&gt;crossbar2 open clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A[1]___zz_161[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_161[9]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_161[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_18_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_18_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 open clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_19_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_19_A[4]___zz_161[10]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[26]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[26]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[26]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_87[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A[5]__decode_to_execute_SRC2[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[26]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[26]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I3[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[26]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[26]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[26]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[30]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I0">open execute_to_memory_REGFILE_WRITE_DATA[31] _zz_82[31] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4] _zz_87[3] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2] decode_to_execute_SRC2[2] open open</port>
			<port name="I1">_zz_183 _zz_33 execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[1]__execute_LightShifterPlugin_amplitudeReg[3] open open open _zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1] open dBus_rsp_ready_$lut_A_Y</port>
			<port name="I2">decode_to_execute_SRC2[2] _zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4] execute_arbitration_isValid__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[3] execute_to_memory_REGFILE_WRITE_DATA[31] _zz_39_$lut_Y_A dBus_cmd_payload_address_$lut_Y_1_A[2]___zz_161[29] dBus_cmd_ready_frac_lut6_in_lut6_out dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0] open</port>
			<port name="I3">execute_to_memory_REGFILE_WRITE_DATA[29] open open open open open decode_to_execute_SRC2[0] open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[1]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[3]__execute_LightShifterPlugin_amplitudeReg[4]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open open open execute_LightShifterPlugin_amplitudeReg_dffre_Q_E open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_LightShifterPlugin_amplitudeReg[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_LightShifterPlugin_amplitudeReg[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_LightShifterPlugin_amplitudeReg[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_LightShifterPlugin_amplitudeReg[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_LightShifterPlugin_amplitudeReg[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_LightShifterPlugin_amplitudeReg[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_LightShifterPlugin_amplitudeReg[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I1[1]-&gt;crossbar2 open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_21[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_21[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_21[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_21[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_21[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_27_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_27_A[2]___zz_161[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__decode_to_execute_SRC2[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SHIFT_CTRL_$lut_A_1_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SHIFT_CTRL_$lut_A_1_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_21[1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_21[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_21[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_21[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_21[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_21[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_21[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mie_MSIE_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mie_MSIE_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_$lut_Y_A_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_$lut_Y_A_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_$lut_Y_A_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_$lut_Y_A_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_$lut_Y_A_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[30]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[6].out[1]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_LightShifterPlugin_amplitudeReg_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_LightShifterPlugin_amplitudeReg_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_LightShifterPlugin_amplitudeReg_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_LightShifterPlugin_amplitudeReg_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_LightShifterPlugin_amplitudeReg_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39[30]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_39[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]__execute_to_memory_REGFILE_WRITE_DATA[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[27]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[3]__BranchPlugin_jumpInterface_payload[29] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[1] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_fetchPc_pcReg[24] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]__CsrPlugin_mepc[29] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]__IBusSimplePlugin_fetchPc_pcReg[27] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]__IBusSimplePlugin_fetchPc_pcReg[23] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]__IBusSimplePlugin_fetchPc_pcReg[28]</port>
			<port name="I1">_zz_109[27] IBusSimplePlugin_injector_decodeInput_payload_pc[25] _zz_109[26] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] execute_BranchPlugin_branchAdder_$lut_Y_5_A[0] open open open open CsrPlugin_mepc[27]</port>
			<port name="I2">open open open _zz_109[25] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] open IBusSimplePlugin_fetchPc_pcReg[29] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[26]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[2] IBusSimplePlugin_fetchPc_pcReg[25] open</port>
			<port name="I3">open open open open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]__IBusSimplePlugin_fetchPc_pcReg[22] open open IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[21]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[2]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="iBus_cmd_payload_pc[29]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[25]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[3].out[0]-&gt;crossbar2 open clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[27]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 open 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[27]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="iBus_cmd_payload_pc[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[26]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 open open fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[26]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_PC[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_5_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_5_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_5_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[27]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[25]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I0">_zz_110[25] _zz_83_$lut_A_Y CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open _zz_39_frac_lut6_lut6_out_5_in[4] _zz_82[19] open open open</port>
			<port name="I1">decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] IBusSimplePlugin_injector_decodeInput_payload_pc[25] IBusSimplePlugin_injector_decodeInput_payload_pc[19] dBus_cmd_payload_address_$lut_Y_5_A[0] IBusSimplePlugin_injector_decodeInput_payload_pc[24] open open open open _zz_132_$lut_A_Y[4]</port>
			<port name="I2">_zz_110[19] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_83_$lut_A_Y _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_39_frac_lut6_lut6_out_5_in[3] _zz_82[25] _zz_82[24] _zz_110[24] _zz_132_$lut_A_Y[4] open</port>
			<port name="I3">_zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] open open open open open _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_87[24]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[24]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[24]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[24]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[24]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[25]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 fle[4].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_87[19]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[6]-&gt;crossbar2 open fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_11_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_11_A[5]___zz_161[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC2[24]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 open open fle[4].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[19]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 open open clb.I3[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_11_A[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_11_A[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_11_A[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 open fle[1].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A[4]__decode_to_execute_SRC2[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A[2]___zz_161[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[25]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39[25]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[25]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[25]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[25]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[24]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I0">_zz_87[16] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[4] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open _zz_39_frac_lut6_lut6_out_6_in[4] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1] open open open</port>
			<port name="I1">_zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5] _zz_110[17] _zz_132_$lut_A_Y[4] _zz_132_$lut_A_Y[3] open open open open _zz_82[17]</port>
			<port name="I2">_zz_132_$lut_A_Y[0] _zz_82[16] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_39_frac_lut6_lut6_out_6_in[3] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] IBusSimplePlugin_injector_decodeInput_payload_pc[17] _zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31] _zz_87[23]</port>
			<port name="I3">open open open open open open _zz_82[23] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_83_$lut_A_Y" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_83_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_83_$lut_A_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_83_$lut_A_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_83_$lut_A_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_83_$lut_A_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_83_$lut_A_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_83_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_83_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_83_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_83_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_83_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]___zz_161[23]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_14_A[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_14_A[2]___zz_161[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[6]-&gt;crossbar1 open fle[2].out[0]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[17]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[17]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[17]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open fle[5].out[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_14_A[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_14_A[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_14_A[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_161[17]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_161[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_11_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_11_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_11_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_11_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_11_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[16]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 open clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_14_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_14_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_14_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_14_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_14_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 fle[1].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[24]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[24]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[24]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[24]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[24]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[23]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I0">open decode_to_execute_SRC2[23] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[1] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5] _zz_83_$lut_A_Y execute_to_memory_REGFILE_WRITE_DATA[22] _zz_82[20] _zz_132_$lut_A_Y[4] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1] open</port>
			<port name="I1">IBusSimplePlugin_injector_decodeInput_payload_pc[20] _zz_110[22] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] execute_to_memory_REGFILE_WRITE_DATA[24] open _zz_110[20] open _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5]</port>
			<port name="I2">_zz_132_$lut_A_Y[4] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] _zz_82[22] dBus_cmd_payload_address_$lut_Y_1_A[5]__decode_to_execute_SRC2[30] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]___zz_161[23]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[2] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] open dBus_cmd_payload_size[0]</port>
			<port name="I3">_zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] open open open open open IBusSimplePlugin_injector_decodeInput_payload_pc[22] open open dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[3]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_87[20]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[20]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_7_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_7_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[7]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_9_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_9_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_9_A[4]___zz_161[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_9_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_9_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 open fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[22]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_9_A[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_9_A[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_7_in[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_7_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_7_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_7_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_7_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[23]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_161[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[23]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 fle[8].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[23]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[23]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[23]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[22]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I0">_zz_187__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[12]___zz_206_$lut_A_A_1_$lut_Y_A[1] _zz_161[22] _zz_206_$lut_A_A execute_to_memory_REGFILE_WRITE_DATA[23] dBus_cmd_payload_address_$lut_Y_9_A[3]___zz_161[21] _zz_199 _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] execute_to_memory_REGFILE_WRITE_DATA[21] _zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
			<port name="I1">_zz_13 IBusSimplePlugin_injector_decodeInput_valid dBus_cmd_payload_size[0] dBus_cmd_payload_address[0] dBus_cmd_payload_address_$lut_Y_7_A _zz_206_$lut_A_A_2 _zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13] _zz_91_$lut_A_Y_frac_lut6_in_lut6_out dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5]</port>
			<port name="I2">execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A memory_arbitration_isValid_dffre_Q_D decode_to_execute_SRC2[22] _zz_206_$lut_A_A_1_$lut_Y_A[3] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] decode_to_execute_SRC2[0] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]___zz_161[23]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[2]</port>
			<port name="I3">_zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open open open open _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] open open _zz_161[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open reset open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] dBus_rsp_ready_$lut_A_Y memory_arbitration_isValid_dffre_Q_E open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I1[8]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_iBusRsp_output_ready" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 open clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_206" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_206" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_206" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_206" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_206</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_frac_lut6_lut6_out_28_in[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_frac_lut6_lut6_out_28_in[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_8_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_8_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_206_$lut_A_A_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_206_$lut_A_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_arbitration_isValid" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_arbitration_isValid" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_arbitration_isValid" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_arbitration_isValid" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">memory_arbitration_isValid</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_206_$lut_A_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_206_$lut_A_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_206_$lut_A_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_206_$lut_A_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_206_$lut_A_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_28_in[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_28_in[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_frac_lut6_lut6_out_28_in[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_frac_lut6_lut6_out_28_in[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_frac_lut6_lut6_out_28_in[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_28_in_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_8_in[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_8_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_8_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_8_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_8_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[22]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_196" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_196" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_196</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_$lut_Y_2_A_$lut_Y_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_$lut_Y_2_A_$lut_Y_A_1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[22]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 fle[8].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[22]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[22]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[22]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[20]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I0">open decode_to_execute_PC[17] execute_BranchPlugin_branchAdder_$lut_Y_10_A[1] execute_BranchPlugin_branchAdder_$lut_Y_10_A[4] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] IBusSimplePlugin_injector_decodeInput_payload_pc[16] decode_INSTRUCTION_ANTICIPATED[15] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[1]___zz_170[1] open</port>
			<port name="I1">_zz_168[15] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] open lastStageIsFiring _zz_20[0] open open open open _zz_29[7]</port>
			<port name="I2">open open open execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]___zz_168[18] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] _zz_168[16] decode_to_execute_RS1[17] _zz_109[16] _zz_30 decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19]</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_10_A[3] open open open open open execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]__execute_to_memory_INSTRUCTION[11] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 open clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_117" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_117" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_117" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_117" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_117__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]___zz_29[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[16]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_168[14]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[6]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_168[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_29[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_29[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_29[9]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_29[9]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_29[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 open clb.I0[7]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_15_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[6]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_10_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[20]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BRANCH_CALC[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BRANCH_CALC[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="BranchPlugin_jumpInterface_payload[20]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="BranchPlugin_jumpInterface_payload[20]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">BranchPlugin_jumpInterface_payload[20]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_91_$lut_A_Y_frac_lut6_in_lut6_out" instance="clb[19]" mode="default">
		<inputs>
			<port name="I0">_zz_29[9] _zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]___zz_29[11] open open execute_to_memory_INSTRUCTION[7] decode_INSTRUCTION_ANTICIPATED[21] open open open</port>
			<port name="I1">open execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]__execute_to_memory_INSTRUCTION[10] open open decode_INSTRUCTION_ANTICIPATED[22] open open open open open</port>
			<port name="I2">open open open open open open open _zz_91_$lut_A_Y[5] decode_INSTRUCTION_ANTICIPATED[24] _zz_170[0]</port>
			<port name="I3">_zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] open open open open open _zz_117__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[4] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_92[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 open open open fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_92[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_91" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_91" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_91" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_91" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_91__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_92[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_92[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_92[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_92[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_92[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]___zz_92[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 fle[8].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_92[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_92[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_92[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_92[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_92[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_92[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_92[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_91_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_91_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_91_$lut_A_Y[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_91_$lut_A_Y[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_91_$lut_A_Y[4]___zz_92[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[1]-&gt;crossbar1 open fle[5].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]___zz_29[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]___zz_29[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_to_memory_INSTRUCTION[8]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[9]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[7]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_INSTRUCTION[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_91_$lut_A_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_91_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_91_$lut_A_Y[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_91_$lut_A_Y[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_91_$lut_A_Y[2]___zz_92[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_$lut_A_Y[1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_91_$lut_A_Y[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_91_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_91_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_91_$lut_A_Y[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_91_$lut_A_Y[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_91_$lut_A_Y[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_91_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_91_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_91_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_91_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_29[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_29[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_29[7]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_29[7]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_29[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 0 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_$lut_A_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_91_$lut_A_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_91_$lut_A_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_91_$lut_A_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_91_$lut_A_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_91_$lut_A_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_91_$lut_A_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_$lut_A_Y_frac_lut6_in_lut6_out" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_91_$lut_A_Y_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_91_$lut_A_Y_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_91_$lut_A_Y_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_91_$lut_A_Y_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="clb[20]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] iBus_cmd_payload_pc[24] iBus_cmd_payload_pc[26] open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_A IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1 open open open</port>
			<port name="I1">iBus_rsp_valid iBus_cmd_payload_pc[4] IBusSimplePlugin_fetchPc_booted iBus_cmd_payload_pc[22] iBus_cmd_payload_pc[3] open open open open IBusSimplePlugin_iBusRsp_stages_1_input_valid__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[2]</port>
			<port name="I2">open iBus_cmd_payload_pc[21] open execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 _zz_109[3] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] iBus_cmd_payload_pc[25] iBus_cmd_payload_pc[5] iBus_cmd_payload_pc[23] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3] open open open open open iBus_cmd_payload_pc[27] open open iBus_cmd_payload_pc[2]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open open open open reset</port>
			<port name="enable">open IBusSimplePlugin_fetchPc_booted_$lut_A_Y open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[21]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]__IBusSimplePlugin_fetchPc_pcReg[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 open clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[26]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[31]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[31]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 open open clb.I3[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]__IBusSimplePlugin_fetchPc_pcReg[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]__IBusSimplePlugin_fetchPc_pcReg[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open clb.I0[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]__IBusSimplePlugin_fetchPc_pcReg[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 open open fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_booted_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_50_dffre_Q_E" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_50_dffre_Q_E" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_50_dffre_Q_E" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_50_dffre_Q_E" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_50_dffre_Q_E</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 open fle[6].out[0]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_24_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_24_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[25]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pcReg[10] IBusSimplePlugin_fetchPc_pcReg[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]__IBusSimplePlugin_fetchPc_pcReg[23] IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[19] IBusSimplePlugin_fetchPc_pcReg[24] IBusSimplePlugin_fetchPc_pcReg[14] IBusSimplePlugin_fetchPc_pcReg[16]</port>
			<port name="I1">open IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[17] IBusSimplePlugin_fetchPc_pcReg[15] iBus_cmd_ready IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[21]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[2] IBusSimplePlugin_fetchPc_pcReg[18] IBusSimplePlugin_fetchPc_pcReg[8] IBusSimplePlugin_fetchPc_pcReg[9] IBusSimplePlugin_fetchPc_pcReg[3] IBusSimplePlugin_fetchPc_pcReg[5]</port>
			<port name="I2">execute_to_memory_BRANCH_DO_$lut_A_Y[4]__IBusSimplePlugin_fetchPc_pcReg[7] IBusSimplePlugin_fetchPc_pcReg[20] IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12] iBus_cmd_payload_pc[6] iBus_cmd_valid IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]__CsrPlugin_mepc[25] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_fetchPc_pcReg[13] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]__IBusSimplePlugin_fetchPc_pcReg[22] IBusSimplePlugin_fetchPc_pcReg[25]</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_5_A[1] IBusSimplePlugin_fetchPc_pcReg[11] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]__IBusSimplePlugin_fetchPc_pcReg[2] open open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open open execute_BranchPlugin_branchAdder_$lut_Y_5_A[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open dBus_rsp_ready_$lut_A_Y _zz_50_dffre_Q_E IBusSimplePlugin_fetchPc_booted_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_pending_next[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_pending_next[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_pending_next[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_pending_next[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_pending_next[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_pending_next[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_pending_next[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_pending_value[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_pending_value[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_pending_value[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_iBusRsp_stages_1_input_valid" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_iBusRsp_stages_1_input_valid" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_iBusRsp_stages_1_input_valid" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_iBusRsp_stages_1_input_valid" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_iBusRsp_stages_1_input_valid__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[4]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_pending_next[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 open fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_pending_next[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_pending_next[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_pending_next[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_pending_next[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_pending_next[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_pending_next[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[4]__IBusSimplePlugin_pending_value[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_pending_next[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_pending_next[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_pending_next[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_pending_next[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_pending_next[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[2]__IBusSimplePlugin_pending_value[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[25]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[2]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_to_memory_BRANCH_DO_$lut_A_Y[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_inc" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_inc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_inc" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_inc" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_inc__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[25]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="iBus_cmd_ready_$lut_A_Y" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_ready_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_ready_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_ready_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_ready_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BRANCH_CALC[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[3]__BranchPlugin_jumpInterface_payload[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[22]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[21]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[2] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] open execute_BranchPlugin_branchAdder_$lut_Y_9_A[0] BranchPlugin_jumpInterface_payload[23] open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]__IBusSimplePlugin_fetchPc_pcReg[22] open</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[3]__IBusSimplePlugin_fetchPc_pcReg[22] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 _zz_109[22] open execute_BranchPlugin_branchAdder_$lut_Y_8_A open open open open IBusSimplePlugin_fetchPc_pcReg[24]</port>
			<port name="I2">open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[1] execute_BranchPlugin_branchAdder_$lut_Y_9_A[1] open CsrPlugin_mepc[23] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]__IBusSimplePlugin_fetchPc_pcReg[23] open</port>
			<port name="I3">open open open open open open _zz_109[24] open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[3]__BranchPlugin_jumpInterface_payload[24]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="iBus_cmd_payload_pc[23]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[22]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[24]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 fle[4].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[24]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mepc[22]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[8].out[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[0]__CsrPlugin_mepc[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[24]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_9_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[24]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[1]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 fle[7].out[0]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_9_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[22]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[22]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I0">_zz_132_$lut_A_Y[4] _zz_161[0] decode_to_execute_SRC1_dffre_Q_4_D decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4] _zz_110[7] open open open</port>
			<port name="I1">_zz_82[2] _zz_110[6] CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] open decode_to_execute_SRC2[0] open open open open _zz_83_$lut_A_A</port>
			<port name="I2">IBusSimplePlugin_injector_decodeInput_payload_pc[7] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__decode_to_execute_SRC2[3] _zz_83_$lut_A_A _zz_39_$lut_Y_2_A_$lut_Y_A IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] _zz_161[4] IBusSimplePlugin_injector_decodeInput_payload_pc[6] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0] decode_to_execute_SRC2[2]</port>
			<port name="I3">decode_to_execute_SRC1_dffre_Q_8_D open open open open open decode_to_execute_SRC1_dffre_Q_5_D open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_87[6]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 open clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_22_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_22_A[5]___zz_161[6]__dBus_cmd_payload_address_$lut_Y_22_A_1[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_25_A[4]___zz_161[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[0]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_25_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_25_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_25_A[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_25_A[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_25_A[3]___zz_161[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_$lut_Y_2_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_$lut_Y_2_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_$lut_Y_2_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_$lut_Y_2_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_$lut_Y_2_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_$lut_Y_2_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[7]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]___zz_102[7]___zz_168[6]___zz_170[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 open fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_22_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_22_A[4]__dBus_cmd_payload_address_$lut_Y_22_A_1[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[21]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I0">open decode_to_execute_SRC2[20] open execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] execute_to_memory_REGFILE_WRITE_DATA[22] _zz_39_frac_lut6_lut6_out_11_in[4] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] decode_to_execute_SRC2[21] dBus_cmd_payload_address_$lut_Y_9_A[3]___zz_161[21]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_9_A[3]___zz_161[21] dBus_cmd_payload_address_$lut_Y_10_A _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_9_A[0] open _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] open dBus_cmd_payload_address_$lut_Y_9_A[4]___zz_161[20] open dBus_cmd_payload_size[0]</port>
			<port name="I2">_zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_161[22] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_9_A[1] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_size[0] _zz_39_frac_lut6_lut6_out_11_in[3] dBus_cmd_payload_address_$lut_Y_11_A[0] dBus_cmd_payload_address_$lut_Y_8_A</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_9_A[2] dBus_cmd_payload_address_$lut_Y_11_A[5]___zz_161[19] open open open open open open open dBus_cmd_payload_address_$lut_Y_9_A[4]___zz_161[20]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_10_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_10_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_9_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_9_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39[19]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_9_in[3]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_9_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_9_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_9_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_9_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_10_in[3]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 fle[7].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_10_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_10_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_10_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_10_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[19]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[1]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[20]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[20]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[21]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[21]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[20]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[20]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[20]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[21]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[21]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[21]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[21]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="iBus_cmd_valid" instance="clb[25]" mode="default">
		<inputs>
			<port name="I0">open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_pending_value[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open open open open open</port>
			<port name="I1">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[2]__IBusSimplePlugin_pending_value[0] IBusSimplePlugin_iBusRsp_stages_1_input_valid__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[2] IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[4]__IBusSimplePlugin_pending_value[1] iBus_rsp_valid open open open open open IBusSimplePlugin_pending_value[2]</port>
			<port name="I2">open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] open IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[2]__IBusSimplePlugin_pending_value[0] open $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open open open open open open open open IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[4]__IBusSimplePlugin_pending_value[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open reset</port>
			<port name="enable">open open open open open IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[1]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 fle[7].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[1]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[1]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[1]__IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 open fle[8].out[0]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[0]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[0]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_booted" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_booted" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_booted" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_booted" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_booted</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">1 0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[3].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_dffr_Q_D[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="iBus_cmd_valid" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 fle[1].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_valid" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_valid" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_valid" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_valid</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="_zz_91_frac_lut6_in_lut6_out" instance="clb[26]" mode="default">
		<inputs>
			<port name="I0">iBus_rsp_payload_inst[16] _zz_91_$lut_A_Y[2]___zz_92[1] _zz_91__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[4] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] open decode_INSTRUCTION_ANTICIPATED[17] execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[1]__execute_to_memory_INSTRUCTION[10] open open open</port>
			<port name="I1">_zz_92[2] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[2]___zz_92[4] _zz_91_frac_lut6_in_lut6_out_$lut_A_A IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] decode_INSTRUCTION_ANTICIPATED[19] open open open open memory_arbitration_isValid</port>
			<port name="I2">IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] iBus_rsp_payload_inst[18] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[11] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[0] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]___zz_29[8] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[5] execute_to_memory_REGFILE_WRITE_VALID open _zz_91_$lut_A_Y[4]___zz_92[3] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15]</port>
			<port name="I3">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]___zz_29[10] open open open open open _zz_92[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1 dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open open fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_170[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_170[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_170[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_170[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_170[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_170[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_170[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[0]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 fle[8].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[7].out[1]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[3]__execute_to_memory_INSTRUCTION[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[18]__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[5]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 fle[4].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_to_memory_REGFILE_WRITE_VALID_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_to_memory_REGFILE_WRITE_VALID_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_206_$lut_A_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_206_$lut_A_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]___zz_168[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_206_$lut_A_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_206_$lut_A_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_206_$lut_A_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_206_$lut_A_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_206_$lut_A_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[4]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_frac_lut6_in_lut6_out" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_91_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_91_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_91_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_91_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="clb[27]" mode="default">
		<inputs>
			<port name="I0">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[11] open IBusSimplePlugin_injector_decodeInput_payload_pc[2] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[10] IBusSimplePlugin_injector_decodeInput_payload_pc[3] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] _zz_132_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[7]__decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[3] open open</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pcReg[4] _zz_110[0]___zz_132_$lut_A_Y[5] iBus_rsp_payload_inst[5] _zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] open open open open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22]</port>
			<port name="I2">_zz_110[3] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[9] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 _zz_109[4] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] _zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] _zz_110[2] open</port>
			<port name="I3">_zz_110[4] open open open open open open open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_132" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_132" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_132" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_132" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_132__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[5]__decode_SRC_USE_SUB_LESS_$lut_Y_A[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_206_$lut_A_A_1_$lut_Y_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_206_$lut_A_A_1_$lut_Y_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_SRC2_$lut_Y_27_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_SRC2_$lut_Y_27_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_SRC2_$lut_Y_27_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_SRC2_$lut_Y_27_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_SRC2_$lut_Y_27_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_SRC2_$lut_Y_29_A" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_SRC2_$lut_Y_29_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_SRC2_$lut_Y_29_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_SRC2_$lut_Y_29_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_SRC2_$lut_Y_29_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_132_$lut_A_Y[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_132_$lut_A_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_132_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_132_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_132_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_132_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_132_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_132_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_132_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_132_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_132_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_132_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_SRC2_$lut_Y_28_A" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_SRC2_$lut_Y_28_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_SRC2_$lut_Y_28_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_SRC2_$lut_Y_28_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_SRC2_$lut_Y_28_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_87[0]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_87[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_87[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_87[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_87[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_87[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]__CsrPlugin_mepc[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_87[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_87[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_87[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_132_$lut_A_Y[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_132_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_132_$lut_A_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_132_$lut_A_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_132_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_23_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_23_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[19]" instance="clb[28]" mode="default">
		<inputs>
			<port name="I0">open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] execute_BranchPlugin_branchAdder_$lut_Y_15_A[0] execute_BranchPlugin_branchAdder_$lut_Y_15_A[2] open open open</port>
			<port name="I1">BranchPlugin_jumpInterface_payload[20] execute_BranchPlugin_branchAdder_$lut_Y_10_A[3] execute_BranchPlugin_branchAdder_$lut_Y_10_A[2] execute_BranchPlugin_branchAdder_$lut_Y_15_A[3] _zz_109[19] open open open open open</port>
			<port name="I2">open open open execute_BranchPlugin_branchAdder_$lut_Y_10_A[0]___zz_168[18] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[3] execute_BranchPlugin_branchAdder_$lut_Y_15_A[5] execute_BranchPlugin_branchAdder_$lut_Y_15_A[1] open</port>
			<port name="I3">decode_to_execute_RS1[20] open open open open open execute_BranchPlugin_branchAdder_$lut_Y_15_A[4] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open reset</port>
			<port name="enable">open open open open IBusSimplePlugin_fetchPc_booted_$lut_A_Y open dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[20]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[19]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 open open clb.I1[4]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[1]__CsrPlugin_mepc[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[20]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mepc[20]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BRANCH_CALC[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BRANCH_CALC[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_14_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_14_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_14_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_14_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_14_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_10_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[20]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[7].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_10_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_10_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[19]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BRANCH_CALC[19]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="execute_BRANCH_CALC[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[19]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[19]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I0">decode_to_execute_SRC2[9] _zz_83_$lut_A_A decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] _zz_39_frac_lut6_lut6_out_20_in[4] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27] _zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31] open</port>
			<port name="I1">decode_to_execute_SRC2[11] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7] decode_to_execute_SRC1_dffre_Q_D IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28] open open open decode_to_execute_SRC1_dffre_Q_3_D</port>
			<port name="I2">open IBusSimplePlugin_injector_decodeInput_payload_pc[8] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26] _zz_161[9] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25] _zz_199_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[30] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_39_frac_lut6_lut6_out_20_in[3] _zz_132_$lut_A_Y[4]</port>
			<port name="I3">open open open open open open dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4] open open _zz_110[8]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39[9]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[9]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[9]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 open clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_19_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]___zz_161[8]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[9]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_20_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_20_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open open fle[7].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[8]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_102[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_102[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_102[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_102[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_102[8]___zz_168[7]___zz_170[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC2[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[18]" instance="clb[30]" mode="default">
		<inputs>
			<port name="I0">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[1] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[18]__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[3] IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3] open open</port>
			<port name="I1">open execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[4] open open _zz_20[0] open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[3]</port>
			<port name="I2">open open open open open open open IBusSimplePlugin_injector_decodeInput_payload_pc[17] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] _zz_109[18]</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[0] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open IBusSimplePlugin_fetchPc_booted_$lut_A_Y open dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_168[17]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[9]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_168[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 fle[0].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[17]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 fle[5].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 open fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mepc[18]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[7]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[1]__CsrPlugin_mepc[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open clb.I0[5]-&gt;crossbar2 fle[7].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_12_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[18]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="iBus_cmd_payload_pc[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 fle[0].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_12_A_1[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BRANCH_CALC[18]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[17]" instance="clb[31]" mode="default">
		<inputs>
			<port name="I0">open _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_14_A[2]___zz_161[16] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] _zz_161[17] dBus_cmd_payload_address_$lut_Y_14_A[0] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] _zz_39_frac_lut6_lut6_out_15_in[3]</port>
			<port name="I1">decode_to_execute_SRC2[17] dBus_cmd_payload_address[15] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] open open execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] execute_to_memory_REGFILE_WRITE_DATA[18] decode_to_execute_SRC2[16] open dBus_cmd_payload_address_$lut_Y_14_A[1]</port>
			<port name="I2">execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] dBus_cmd_payload_address_$lut_Y_14_A[4] dBus_cmd_payload_address_$lut_Y_14_A[3]___zz_161[15] _zz_161[17] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_14_A[2]___zz_161[16] dBus_cmd_payload_size[0] _zz_39_frac_lut6_lut6_out_15_in[4] open</port>
			<port name="I3">open open open open open open dBus_cmd_payload_address_$lut_Y_11_A[4]___zz_161[18]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[1] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_frac_lut6_lut6_out_14_in[3]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_14_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_14_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_14_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_14_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 open clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_13_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_13_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_13_in[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_13_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_13_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_13_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_13_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[16]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[16]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[16]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[16]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_13_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_13_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[15]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I3[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[17]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[17]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_14_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_14_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_12_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_12_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[17]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 fle[6].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[17]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[17]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[17]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="clb[32]" mode="default">
		<inputs>
			<port name="I0">decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open _zz_82[12] dBus_cmd_payload_address_$lut_Y_17_A[1] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A _zz_83_$lut_A_Y CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] _zz_39_frac_lut6_lut6_out_16_in[3] open</port>
			<port name="I1">CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] CsrPlugin_mstatus_MPP_dffs_Q_D[1] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] _zz_82[13] open open open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] open</port>
			<port name="I2">execute_CsrPlugin_csr_768_dffre_Q_D CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] dBus_cmd_payload_address_$lut_Y_17_A[1] _zz_132_$lut_A_Y[4] dBus_cmd_payload_address_$lut_Y_17_A[5]___zz_161[14] decode_to_execute_SRC2[13] iBus_cmd_payload_pc[12] decode_to_execute_IS_CSR_$lut_A_Y[3] _zz_39_frac_lut6_lut6_out_16_in[4] _zz_110[12]</port>
			<port name="I3">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open open open open open dBus_cmd_payload_address_$lut_Y_17_A[4] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open reset</port>
			<port name="reset">open open reset open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_fetchPc_booted_$lut_A_Y dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_161[13]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_161[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_17_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_17_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_17_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[14]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_768" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_768" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_CsrPlugin_csr_768" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_CsrPlugin_csr_768" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_CsrPlugin_csr_768__decode_to_execute_IS_CSR_$lut_A_Y[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[14]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[14]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[14]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC2[12]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[6].out[1]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_SRC2[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_161[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_161[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_161[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_161[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_161[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC2[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC2[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC2[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC2[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC2[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[12]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[12]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[12]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[12]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[12]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[9]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_IS_CSR_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_IS_CSR_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_IS_CSR_$lut_A_Y[0]" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_IS_CSR_$lut_A_Y[0]" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_IS_CSR_$lut_A_Y[0]__CsrPlugin_mstatus_MPP[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_IS_CSR_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_IS_CSR_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_15_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_15_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_17_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_17_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_17_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_17_A[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_17_A[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="clb[33]" mode="default">
		<inputs>
			<port name="I0">_zz_102[8]___zz_168[7]___zz_170[7] execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[1] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29] open open CsrPlugin_mepc[8] _zz_109[9] open open open</port>
			<port name="I1">open IBusSimplePlugin_injector_decodeInput_payload_pc[10] _zz_109[10] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open open open open open</port>
			<port name="I2">open open open IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30] open open open IBusSimplePlugin_injector_decodeInput_payload_pc[8] IBusSimplePlugin_injector_decodeInput_payload_pc[9] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2]</port>
			<port name="I3">_zz_109[8] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_18_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[10]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[1]-&gt;crossbar1 open clb.I1[2]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_PC[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[9]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[8]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_199_$lut_Y_A[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_199_$lut_Y_A[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_199_$lut_Y_A[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_199_$lut_Y_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_199_$lut_Y_A[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_199_$lut_Y_A[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_199_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_102[9]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 open clb.I1[4]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_102[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_102[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_102[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_102[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_102[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_102[9]___zz_168[8]___zz_170[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[10]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 fle[3].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BRANCH_CALC[10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BRANCH_CALC[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[3]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[3]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[3]__BranchPlugin_jumpInterface_payload[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[5]___zz_102[10]___zz_168[9]___zz_170[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BRANCH_CALC[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BRANCH_CALC[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]__BranchPlugin_jumpInterface_payload[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_18_A_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[18]" instance="clb[34]" mode="default">
		<inputs>
			<port name="I0">dBus_cmd_payload_address_$lut_Y_11_A[1] dBus_cmd_payload_address_$lut_Y_11_A[2] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] _zz_128[0]___zz_29[12] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[0]__decode_to_execute_SRC2[18] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] execute_to_memory_REGFILE_WRITE_DATA[17] _zz_161[17] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] execute_to_memory_REGFILE_WRITE_DATA[20]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_11_A[4]___zz_161[18]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[1] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] open dBus_rsp_data[23] dBus_cmd_payload_size[0] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A memory_to_writeBack_MEMORY_READ_DATA[15] memory_to_writeBack_MEMORY_ADDRESS_LOW[0]</port>
			<port name="I2">dBus_cmd_payload_address_$lut_Y_11_A[5]___zz_161[19] dBus_cmd_payload_address_$lut_Y_11_A[3] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] memory_to_writeBack_MEMORY_ADDRESS_LOW[1] dBus_rsp_data[7] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] execute_to_memory_INSTRUCTION[14] memory_to_writeBack_MEMORY_READ_DATA[31] execute_to_memory_REGFILE_WRITE_DATA[19]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_9_A[4]___zz_161[20] open open open open open memory_to_writeBack_MEMORY_READ_DATA[18] open open _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address[18]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_10_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_10_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_10_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_10_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_10_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[18]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_12_in[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_12_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_12_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_12_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_12_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_12_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 2 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_12_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 open open clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[7]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[23]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[23]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_11_in[3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 clb.I0[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_11_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_11_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_11_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_11_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[18]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 clb.I3[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_29[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_29[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_29[14]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_29[14]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_29[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[8]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 fle[4].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_8_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_8_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[18]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[18]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[18]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[18]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1" instance="clb[35]" mode="default">
		<inputs>
			<port name="I0">open decode_to_execute_PC[12] _zz_109[13] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] _zz_20[0] IBusSimplePlugin_injector_decodeInput_payload_pc[11] open dBus_cmd_payload_size[0] open open</port>
			<port name="I1">open dBus_cmd_payload_size[0] _zz_109[12] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] open open execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[1] open _zz_20[0]</port>
			<port name="I2">open open open execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[1] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y_$lut_Y_2_A open open dBus_cmd_payload_size[1] IBusSimplePlugin_injector_decodeInput_payload_pc[13] open</port>
			<port name="I3">_zz_109[11] open open open open open open open open _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[5]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[3]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_PC[13]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_PC[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[11]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BRANCH_CALC[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BRANCH_CALC[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[4]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[12]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[13]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 fle[6].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BRANCH_CALC[13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BRANCH_CALC[13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="BranchPlugin_jumpInterface_payload[13]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="BranchPlugin_jumpInterface_payload[13]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">BranchPlugin_jumpInterface_payload[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_A_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="_zz_51_dffre_Q_D" instance="clb[36]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] _zz_17 _zz_206_$lut_A_A_1_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[3] open _zz_187__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[12]___zz_206_$lut_A_A_1_$lut_Y_A[1] dBus_rsp_ready_$lut_A_Y open open open</port>
			<port name="I1">memory_arbitration_isValid iBus_rsp_valid IBusSimplePlugin_iBusRsp_stages_1_input_valid__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[2] open execute_arbitration_isValid__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[3] open open open open open</port>
			<port name="I2">open open open dBus_cmd_ready CsrPlugin_pipelineLiberator_pcValids_0 IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[3] CsrPlugin_interrupt_code_dffre_Q_E</port>
			<port name="I3">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] open open open open open _zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open reset open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E _zz_51_dffre_Q_E open open open open open $true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1] dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_51_dffre_Q_E" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_51_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="lastStageIsFiring" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="lastStageIsFiring" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="writeBack_arbitration_isValid_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="writeBack_arbitration_isValid_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">writeBack_arbitration_isValid_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="lastStageIsFiring" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="lastStageIsFiring" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">lastStageIsFiring</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_51_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_51_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_51_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_51_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_51_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_interrupt_valid" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 open fle[1].out[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_interrupt_valid" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_interruptJump" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_interruptJump" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_interruptJump" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_interruptJump" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="CsrPlugin_interrupt_valid" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_interrupt_valid" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="CsrPlugin_interrupt_valid_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_interrupt_valid_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_interrupt_valid_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="CsrPlugin_interrupt_valid" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_interrupt_valid" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_interrupt_valid</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_pipelineLiberator_done" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_pipelineLiberator_done" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_42" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_42" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_42" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_42" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_42</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_pipelineLiberator_done" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_pipelineLiberator_done" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="CsrPlugin_pipelineLiberator_pcValids_2_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_pipelineLiberator_pcValids_2_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">1 0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_pipelineLiberator_pcValids_2_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="CsrPlugin_pipelineLiberator_done" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_pipelineLiberator_done" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_pipelineLiberator_done</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_rspJoin_join_ready_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">1 0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_pipelineLiberator_pcValids_1_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="CsrPlugin_pipelineLiberator_pcValids_1" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_pipelineLiberator_pcValids_1" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_pipelineLiberator_pcValids_1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 fle[0].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_ready_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_IS_CSR" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_IS_CSR" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_IS_CSR" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_IS_CSR" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_131" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_131" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_131</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="decode_to_execute_IS_CSR" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_IS_CSR" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_IS_CSR</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_MEMORY_ENABLE" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_MEMORY_ENABLE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_135" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_135" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_135</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="decode_to_execute_MEMORY_ENABLE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_MEMORY_ENABLE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_MEMORY_ENABLE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[1].out[0]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_15" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_15" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_15" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_15" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_15</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_13" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_13" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_13" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_13" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_13</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_interrupt_valid_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_interrupt_valid_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_51_dffre_Q_D" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[1]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_51_dffre_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_51_dffre_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_51_dffre_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_51_dffre_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_valid" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_valid" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">IBusSimplePlugin_injector_decodeInput_valid</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="iBus_cmd_payload_pc[30]" instance="clb[37]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[26]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[2] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[1] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[3]__BranchPlugin_jumpInterface_payload[30] open open BranchPlugin_jumpInterface_payload[28] _zz_83_$lut_A_Y open open open</port>
			<port name="I1">open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[3]__IBusSimplePlugin_fetchPc_pcReg[27] open open open open open</port>
			<port name="I2">open open open iBus_cmd_payload_pc[29] _zz_132_$lut_A_Y[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] dBus_cmd_payload_size[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_82[30] open</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open open open open open _zz_110[30] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open reset open</port>
			<port name="enable">open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_fetchPc_booted_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[4]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[4]__IBusSimplePlugin_fetchPc_pcReg[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open open fle[9].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[28]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mepc[28]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[7].out[1]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[0]__CsrPlugin_mepc[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[3].out[0]-&gt;crossbar2 open fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[30]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[30]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_87[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_87[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_1_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_1_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_1_A[5]__decode_to_execute_SRC2[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[30]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 fle[0].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="clb[38]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_injector_decodeInput_payload_pc[7] open IBusSimplePlugin_injector_decodeInput_payload_pc[6] open open execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[5] memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]__CsrPlugin_mepc[9] open open open</port>
			<port name="I1">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[2]___zz_102[7]___zz_168[6]___zz_170[6] memory_to_writeBack_ENV_CTRL_$lut_A_Y[3]__BranchPlugin_jumpInterface_payload[9] _zz_109[7] open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26] open open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2]</port>
			<port name="I2">open open open execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] iBus_cmd_payload_pc[8] open execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open execute_to_memory_BRANCH_DO_$lut_A_Y[3]</port>
			<port name="I3">_zz_109[6] open open open open open open open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open IBusSimplePlugin_fetchPc_booted_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_RS1[7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 open clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 open open clb.I1[9]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_to_memory_BRANCH_DO_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_BRANCH_DO_$lut_A_Y[4]__IBusSimplePlugin_fetchPc_pcReg[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 open open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_21_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_21_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_21_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_21_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_21_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[3]___zz_102[6]___zz_168[5]___zz_170[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[9]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BRANCH_CALC[7]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BRANCH_CALC[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[3]__BranchPlugin_jumpInterface_payload[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="BranchPlugin_jumpInterface_payload[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[7]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_BRANCH_DO_$lut_A_Y[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_BRANCH_DO_$lut_A_Y[1]__CsrPlugin_mepc[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">memory_to_writeBack_ENV_CTRL_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[4].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open fle[0].out[0]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_22_A_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="execute_BRANCH_CALC[15]" instance="clb[39]" mode="default">
		<inputs>
			<port name="I0">open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] execute_BranchPlugin_branchAdder_$lut_Y_14_A IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12] open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]__CsrPlugin_mepc[14] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open open open</port>
			<port name="I1">open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] BranchPlugin_jumpInterface_payload[13] execute_BranchPlugin_branchAdder_$lut_Y_15_A[1] open IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open open open</port>
			<port name="I2">open open open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open execute_BranchPlugin_branchAdder_$lut_Y_15_A[3] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3]</port>
			<port name="I3">execute_BranchPlugin_branchAdder_$lut_Y_15_A[2] open open open open open _zz_109[15] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open reset iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open IBusSimplePlugin_fetchPc_booted_$lut_A_Y open dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_RS1[15]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[15]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mepc[13]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[7].out[0]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[0]__CsrPlugin_mepc[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 open fle[2].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 open open fle[8].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[13]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="iBus_cmd_payload_pc[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[14]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_BRANCH_CALC[15]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BRANCH_CALC[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[3]__BranchPlugin_jumpInterface_payload[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BRANCH_CALC[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_BRANCH_CALC[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[3]__BranchPlugin_jumpInterface_payload[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="clb[40]" mode="default">
		<inputs>
			<port name="I0">iBus_rsp_payload_inst[8] IBusSimplePlugin_fetchPc_pcReg[13] IBusSimplePlugin_fetchPc_pcReg[14] _zz_110[16] iBus_rsp_payload_inst[31] _zz_110[23] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[2]___zz_29[11] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[4]__IBusSimplePlugin_fetchPc_pcReg[23] open open</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] execute_BRANCH_CALC[16] open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open open open open open</port>
			<port name="I2">open open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pcReg[15] _zz_83_$lut_A_A _zz_132_$lut_A_Y[4] IBusSimplePlugin_injector_decodeInput_payload_pc[18] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open open open open open _zz_110[18] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1 IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_fetchPc_booted_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="iBus_cmd_payload_pc[16]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 fle[9].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 open fle[8].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_83" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_83" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_83" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_83" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[23]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="CsrPlugin_mepc[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 open clb.I0[7]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[4]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[0]__CsrPlugin_mepc[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[18]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_87[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_87[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[4]-&gt;crossbar2 open clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[32]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 open open clb.I1[2]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_address[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_address[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_address[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_address[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_address[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[3]__BranchPlugin_jumpInterface_payload[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[31]" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[30]" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_39[13]" instance="clb[43]" mode="default">
		<inputs>
			<port name="I0">_zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] decode_to_execute_SRC2[13] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] _zz_161[12] open dBus_cmd_payload_address_$lut_Y_17_A[1] open open open</port>
			<port name="I1">_zz_161[13] _zz_174_$lut_Y_A _zz_39[10] dBus_cmd_payload_address_$lut_Y_17_A[5]___zz_161[14] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11] open _zz_161[12] execute_to_memory_REGFILE_WRITE_DATA[12] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1]</port>
			<port name="I2">execute_to_memory_REGFILE_WRITE_DATA[14] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] dBus_cmd_payload_size[0] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_17_A[2] dBus_cmd_payload_address[11] dBus_cmd_payload_address_$lut_Y_19_A[4]___zz_161[10]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[0] open open decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0]</port>
			<port name="I3">open open open open open decode_to_execute_SRC2[11] decode_to_execute_SRC2[12] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] execute_to_memory_REGFILE_WRITE_DATA[12]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]__execute_to_memory_REGFILE_WRITE_DATA[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_16_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_16_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[11]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="decode_to_execute_IS_CSR_$lut_A_Y[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 fle[5].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_IS_CSR_$lut_A_Y[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_IS_CSR_$lut_A_Y[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_IS_CSR_$lut_A_Y[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_IS_CSR_$lut_A_Y[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_17_in[3]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_17_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_17_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_17_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_17_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_$lut_Y_1_A_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[8]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_$lut_Y_1_A_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_$lut_Y_1_A_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_$lut_Y_1_A_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_$lut_Y_1_A_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[13]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_17_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_17_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_$lut_Y_1_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[8]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_$lut_Y_1_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[13]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[13]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_$lut_Y_1_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_$lut_Y_1_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_$lut_Y_1_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_$lut_Y_1_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_$lut_Y_1_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[5]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[11]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[11]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_$lut_Y_1_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_$lut_Y_1_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[13]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[13]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[13]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_91_frac_lut6_in_lut6_out_$lut_A_A" instance="clb[44]" mode="default">
		<inputs>
			<port name="I0">decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[16] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] execute_to_memory_INSTRUCTION[7] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] execute_to_memory_INSTRUCTION[8] _zz_132_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[7]__decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[3] iBus_rsp_payload_inst[12] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[10] execute_CsrPlugin_csr_768__decode_to_execute_IS_CSR_$lut_A_Y[1]</port>
			<port name="I1">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15] open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[9] execute_to_memory_INSTRUCTION[9] IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] decode_to_execute_IS_CSR_$lut_A_Y[0]__CsrPlugin_mstatus_MPP[1] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14]</port>
			<port name="I2">_zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[18]__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[3] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] iBus_rsp_payload_inst[13] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] iBus_rsp_payload_inst[3] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19]</port>
			<port name="I3">open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14] open open open open decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[8] open open _zz_206_$lut_A_A_1_$lut_Y_A[3]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1 dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_CSR_WRITE_OPCODE" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_CSR_WRITE_OPCODE" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_CSR_WRITE_OPCODE" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_CSR_WRITE_OPCODE" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_CSR_WRITE_OPCODE</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="decode_to_execute_CSR_WRITE_OPCODE" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="decode_to_execute_CSR_WRITE_OPCODE" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">decode_to_execute_CSR_WRITE_OPCODE__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="decode_to_execute_REGFILE_WRITE_VALID" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">decode_to_execute_REGFILE_WRITE_VALID__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_187" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_187" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_206_$lut_A_A_1_$lut_Y_A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_206_$lut_A_A_1_$lut_Y_A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_206_$lut_A_A_1_$lut_Y_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_206_$lut_A_A_1_$lut_Y_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_206_$lut_A_A_1_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_187" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_187" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_187" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_187" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_187__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[12]___zz_206_$lut_A_A_1_$lut_Y_A[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 clb.I3[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_206_$lut_A_A_1_$lut_Y_A[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_199_$lut_Y_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_199_$lut_Y_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_199_$lut_Y_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_199_$lut_Y_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_199_$lut_Y_A[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_199" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_199" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_199" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_199" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_199</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_206_$lut_A_A_2" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_206_$lut_A_A_2" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_206_$lut_A_A_2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_206_$lut_A_A_2" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_206_$lut_A_A_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[5]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mstatus_MPP_dffs_Q_D[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_91_frac_lut6_in_lut6_out_$lut_A_A" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_91_frac_lut6_in_lut6_out_$lut_A_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_91_frac_lut6_in_lut6_out_$lut_A_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_91_frac_lut6_in_lut6_out_$lut_A_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_91_frac_lut6_in_lut6_out_$lut_A_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="iBus_cmd_payload_pc[26]" instance="clb[45]" mode="default">
		<inputs>
			<port name="I0">iBus_rsp_payload_inst[23] open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[26]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[2] CsrPlugin_mcause_exceptionCode[3] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] IBusSimplePlugin_injector_decodeInput_payload_pc[26] IBusSimplePlugin_fetchPc_pcReg[25] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4]</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] _zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0] open CsrPlugin_mip_MSIP IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[1] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] iBus_rsp_payload_inst[22] execute_CsrPlugin_csr_836_dffre_Q_D_$lut_Y_A BranchPlugin_jumpInterface_payload[26]</port>
			<port name="I2">iBus_rsp_payload_inst[22] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22] _zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] IBusSimplePlugin_injector_decodeInput_payload_pc[27] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] iBus_rsp_payload_inst[26] open execute_CsrPlugin_csr_768__decode_to_execute_IS_CSR_$lut_A_Y[1] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2]</port>
			<port name="I3">_zz_109[26] open open open open open CsrPlugin_mstatus_MIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[1] open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1 open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open clb.I0[7]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[1]__CsrPlugin_mepc[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I1[5]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_168[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 open fle[3].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[0]__CsrPlugin_mepc[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 open fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_INSTRUCTION_ANTICIPATED[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[26]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 open open clb.I1[7]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_834_dffre_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_834_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_834_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_834_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_834_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_CsrPlugin_csr_834" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_CsrPlugin_csr_834" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_CsrPlugin_csr_834___zz_39_frac_lut6_lut6_out_26_in[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_836_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_836_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_CsrPlugin_csr_836" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_CsrPlugin_csr_836" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_CsrPlugin_csr_836__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[7].out[0]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I3[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[26]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 1 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="clb[46]" mode="default">
		<inputs>
			<port name="I0">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] IBusSimplePlugin_fetchPc_pcReg[3] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] iBus_rsp_payload_inst[25] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]__IBusSimplePlugin_fetchPc_pcReg[2] _zz_83_$lut_A_A _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open open</port>
			<port name="I1">decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] execute_BranchPlugin_branchAdder_$lut_Y_22_A decode_to_execute_RS1[5] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] open IBusSimplePlugin_fetchPc_inc__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[3] open open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5]</port>
			<port name="I2">IBusSimplePlugin_fetchPc_pcReg[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] iBus_rsp_payload_inst[24] _zz_109[25] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] open open _zz_132_$lut_A_Y[4]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pcReg[5] open open open open open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open open _zz_110[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 open clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="BranchPlugin_jumpInterface_payload[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="BranchPlugin_jumpInterface_payload[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="BranchPlugin_jumpInterface_payload[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[25]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="iBus_cmd_payload_pc[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 open open open fle[3].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_102[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_102[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_102[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_102[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_102[5]___zz_168[4]___zz_170[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_PC[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_7_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BRANCH_CALC[5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BRANCH_CALC[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="execute_BRANCH_CALC[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BRANCH_CALC[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BRANCH_CALC[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[24]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[24]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[25]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[25]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="clb[47]" mode="default">
		<inputs>
			<port name="I0">iBus_rsp_payload_inst[2] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11] iBus_rsp_payload_inst[28] iBus_rsp_payload_inst[4] iBus_rsp_payload_inst[7] open open open open</port>
			<port name="I1">iBus_rsp_payload_inst[9] _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] iBus_rsp_payload_inst[27] open iBus_rsp_payload_inst[21] open open open open open</port>
			<port name="I2">open open open iBus_rsp_payload_inst[5] open open open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] iBus_rsp_payload_inst[6]</port>
			<port name="I3">open open open open open open iBus_rsp_payload_inst[10] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar1 open clb.I1[2]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open clb.I0[4]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 open fle[2].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 open clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[28]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_70" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 open fle[1].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_70" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_70" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_70" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_70" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_70" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_199_$lut_Y_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_199_$lut_Y_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_199_$lut_Y_A[3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 open clb.I0[5]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_199_$lut_Y_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_132_$lut_A_Y[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_132_$lut_A_Y[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_132_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[7]__decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_199_$lut_Y_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_199_$lut_Y_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_199_$lut_Y_A[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_199_$lut_Y_A[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[22]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[22]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="clb[48]" mode="default">
		<inputs>
			<port name="I0">iBus_rsp_payload_inst[15] open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] iBus_rsp_payload_inst[20] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] iBus_rsp_payload_inst[29] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19]</port>
			<port name="I1">iBus_rsp_payload_inst[11] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] iBus_rsp_payload_inst[14] open open open open open iBus_rsp_payload_inst[13]</port>
			<port name="I2">open open decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] _zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] iBus_rsp_payload_inst[10] iBus_rsp_payload_inst[19] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] iBus_rsp_payload_inst[17] _zz_29[9] open</port>
			<port name="I3">iBus_rsp_payload_inst[12] open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] open open _zz_206_$lut_A_A_1_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[3] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 open clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open clb.I0[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_168[16]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[2]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_1[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_1[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_1[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_1[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_1[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="_zz_168[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 open clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_199_$lut_Y_A[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_199_$lut_Y_A[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_address[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_address[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_address[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_address[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_address[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_INSTRUCTION_ANTICIPATED[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_INSTRUCTION_ANTICIPATED[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[21]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="clb[49]" mode="default">
		<inputs>
			<port name="I0">execute_to_memory_BRANCH_DO_$lut_A_Y[4]__IBusSimplePlugin_fetchPc_pcReg[7] _zz_110[10] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[2]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[3] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] execute_to_memory_BRANCH_DO_$lut_A_Y[3] dBus_cmd_payload_size[1] dBus_cmd_payload_size[0] _zz_110[11] open open</port>
			<port name="I1">execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[0]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[1] _zz_132_$lut_A_Y[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_83_$lut_A_Y IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open open open execute_to_memory_BRANCH_DO_$lut_A_Y[3] _zz_83_$lut_A_A</port>
			<port name="I2">open open open IBusSimplePlugin_fetchPc_pcReg[8] execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in[1]__execute_BranchPlugin_branchAdder_frac_lut6_lut6_out_2_in_$lut_A_Y[0] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] dBus_cmd_payload_data[2] _zz_102[8]___zz_168[7]___zz_170[7] open IBusSimplePlugin_fetchPc_pcReg[9]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[3]__BranchPlugin_jumpInterface_payload[10] open open open open open _zz_199_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[30] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open reset</port>
			<port name="enable">open open open open dBus_rsp_ready_$lut_A_Y open IBusSimplePlugin_fetchPc_booted_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="iBus_cmd_payload_pc[11]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_BRANCH_CALC[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BRANCH_CALC[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BRANCH_CALC[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[3]__BranchPlugin_jumpInterface_payload[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[4]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_87[10]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[10]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 fle[2].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open open open fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[0]__CsrPlugin_mepc[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[0]__CsrPlugin_mepc[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[11]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[5].out[1]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pcReg[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pcReg[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pcReg[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[29]" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[28]" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]" instance="clb[52]" mode="default">
		<inputs>
			<port name="I0">_zz_20[0] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_110[28] _zz_100___zz_102[20]___zz_102[21]___zz_102[22]___zz_102[23]___zz_102[24]___zz_102[25]___zz_102[26]___zz_102[27]___zz_102[28]___zz_102[29]___zz_102[30]___zz_102[31]___zz_168[19]___zz_170[11]__execute_BranchPlugin_branchAdder_$lut_Y_10_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_9_A[5]__execute_BranchPlugin_branchAdder_$lut_Y_5_A[5] dBus_cmd_payload_size[0] _zz_161[12] open open open open</port>
			<port name="I1">_zz_110[14] decode_to_execute_SRC2[12] _zz_109[14] open _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open dBus_cmd_payload_size[0] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1]</port>
			<port name="I2">_zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_132_$lut_A_Y[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A IBusSimplePlugin_fetchPc_pcReg[14] decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[2]___zz_20[1] _zz_83_$lut_A_Y IBusSimplePlugin_injector_decodeInput_payload_pc[28] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 dBus_cmd_payload_size[1]</port>
			<port name="I3">open open open open open open dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28] open open decode_to_execute_RS1[28]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] dBus_rsp_ready_$lut_A_Y IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="decode_to_execute_PC[14]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[14]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[0]__CsrPlugin_mepc[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_2_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_2_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_168[13]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_168[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_5_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_5_A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_to_memory_INSTRUCTION[14]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_INSTRUCTION[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_IS_CSR_$lut_A_Y_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_to_memory_INSTRUCTION[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[28]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_87[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_87[28]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[28]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[28]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_3_A[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_3_A[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_3_A[5]__decode_to_execute_SRC2[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_PC[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_BranchPlugin_branchAdder_$lut_Y_15_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="iBus_cmd_payload_pc[21]" instance="clb[53]" mode="default">
		<inputs>
			<port name="I0">_zz_110[9] dBus_cmd_payload_size[0] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] _zz_83_$lut_A_A _zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31] open decode_to_execute_RS2[17] decode_to_execute_RS2[25] decode_to_execute_REGFILE_WRITE_VALID_dffre_Q_D_frac_lut6_lut6_out_in[4]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[8] open</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[3]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[1] open _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] _zz_132_$lut_A_Y[0] open open _zz_83_$lut_A_A _zz_132_$lut_A_Y[4]</port>
			<port name="I2">dBus_cmd_payload_size[0] IBusSimplePlugin_fetchPc_pcReg[9] _zz_132_$lut_A_Y[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[21]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[2] BranchPlugin_jumpInterface_payload[21] _zz_110[21] _zz_110[1] _zz_132_$lut_A_Y[3] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1</port>
			<port name="I3">open open open open open open _zz_109[21] open open dBus_cmd_payload_size[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 open fle[5].out[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_9_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[9]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_ENV_CTRL_$lut_A_Y[0]__CsrPlugin_mepc[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 open fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[1]__CsrPlugin_mepc[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[1]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_87[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_87[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_87[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_87[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_87[21]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[21]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[21]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 open open open clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open clb.I0[6]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[25]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_data[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[21]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 fle[3].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address[15]" instance="clb[54]" mode="default">
		<inputs>
			<port name="I0">open _zz_110[29] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] dBus_cmd_payload_address_$lut_Y_14_A[3]___zz_161[15] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_109[29] _zz_83_$lut_A_Y execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open open</port>
			<port name="I1">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open dBus_cmd_payload_address_$lut_Y_3_A[4]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[2]__decode_to_execute_SRC2[27] _zz_132_$lut_A_Y[4] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open open open open dBus_cmd_payload_size[0]</port>
			<port name="I2">dBus_cmd_payload_address_$lut_Y_3_A[2]___zz_161[27]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[3] IBusSimplePlugin_fetchPc_pcReg[31] BranchPlugin_jumpInterface_payload[31] dBus_cmd_payload_address_$lut_Y_14_A[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_size[0] _zz_110[31] _zz_109[31] IBusSimplePlugin_fetchPc_pcReg[29] dBus_cmd_payload_address_$lut_Y_27_A[2]___zz_161[31]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_14_A[4] open open open open open decode_to_execute_SRC2[15] open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_87[31]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[29]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 open clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_15_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_15_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[29]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[1]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_in[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_in[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mepc[31]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 open fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_2" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_2" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_2" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_A_2</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[0]__CsrPlugin_mepc[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_3_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_3_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_3_in[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_3_in[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_3_in[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[15]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_27_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_27_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_address_$lut_Y_27_A[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_address_$lut_Y_27_A[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_address_$lut_Y_27_A[1]__decode_to_execute_SRC2[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="BranchPlugin_jumpInterface_payload[12]" instance="clb[55]" mode="default">
		<inputs>
			<port name="I0">open IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[3] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] _zz_187__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[12]___zz_206_$lut_A_A_1_$lut_Y_A[1] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_109[12] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] open open open</port>
			<port name="I1">open IBusSimplePlugin_injector_decodeInput_payload_pc[12] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] open open</port>
			<port name="I2">open open _zz_132__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[5]__decode_SRC_USE_SUB_LESS_$lut_Y_A[3] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] _zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_199_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[30] open _zz_199_$lut_Y_A[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[2] open</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[12] open open open open open execute_BRANCH_CALC[12] open open _zz_187__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[12]___zz_206_$lut_A_A_1_$lut_Y_A[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="iBus_cmd_payload_pc[12]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_MEMORY_STORE" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_MEMORY_STORE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_MEMORY_STORE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_MEMORY_STORE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_MEMORY_STORE__execute_to_memory_INSTRUCTION[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_SRC_USE_SUB_LESS_$lut_Y_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_SRC_USE_SUB_LESS_$lut_Y_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_size[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[5].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_size[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_SRC_LESS_UNSIGNED" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_SRC_LESS_UNSIGNED__dBus_cmd_payload_address_$lut_Y_27_A[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_size[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_size[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_size[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_size[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_size[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[12]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_33" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_33" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_33" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_33" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_33</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[1]__CsrPlugin_mepc[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_130" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_130" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_130" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_130" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_130</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_17" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_17" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_129" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_129" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_129" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_129" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_size[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_17" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_17" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_17" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_17" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_17</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_138" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_138" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_138" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_138" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_138" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_138" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 2 3 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_138</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="_zz_163" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_163" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_wr" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_wr" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_wr" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_wr" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_wr</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_SRC2_FORCE_ZERO" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 fle[1].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_SRC2_FORCE_ZERO" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_SRC2_FORCE_ZERO" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_SRC2_FORCE_ZERO" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_SRC2_FORCE_ZERO</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="decode_to_execute_SRC2_FORCE_ZERO" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="decode_to_execute_SRC2_FORCE_ZERO" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="BranchPlugin_jumpInterface_payload[12]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 open open fle[9].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="BranchPlugin_jumpInterface_payload[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="BranchPlugin_jumpInterface_payload[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="BranchPlugin_jumpInterface_payload[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="BranchPlugin_jumpInterface_payload[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="BranchPlugin_jumpInterface_payload[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">BranchPlugin_jumpInterface_payload[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[27]" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[26]" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_39[10]" instance="clb[58]" mode="default">
		<inputs>
			<port name="I0">open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] decode_to_execute_SRC2[10] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] execute_to_memory_REGFILE_WRITE_DATA[11] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] execute_to_memory_INSTRUCTION[13]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_19_A[1] execute_to_memory_MEMORY_ADDRESS_LOW[1] memory_to_writeBack_MEMORY_READ_DATA[31] _zz_29[14] open execute_to_memory_MEMORY_ADDRESS_LOW[0] open open open dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11]</port>
			<port name="I2">_zz_161[9] dBus_cmd_payload_address_$lut_Y_19_A[2] dBus_cmd_payload_size[0] memory_to_writeBack_MEMORY_READ_DATA[15] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_19_A[4]___zz_161[10]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_19_A[3] lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y memory_to_writeBack_MEMORY_READ_DATA[25] open</port>
			<port name="I3">open open open open open open _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] dBus_rsp_data[9] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] execute_to_memory_REGFILE_WRITE_DATA[9]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open open open open open</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_19_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_19_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[1]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ADDRESS_LOW[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_128[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_128[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_128[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_128[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_128[0]___zz_29[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_6_A" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 fle[8].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_6_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_6_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_6_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_6_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[10]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_address[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 fle[1].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_19_in[3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_19_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_19_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_19_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_19_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[9]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="lastStageRegFileWrite_payload_data[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ADDRESS_LOW[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ADDRESS_LOW[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[9]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 open clb.I0[9]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[9]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[10]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="clb[59]" mode="default">
		<inputs>
			<port name="I0">open _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] decode_to_execute_PC[23] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[4]___zz_29[10] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] open</port>
			<port name="I1">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[16] _zz_109[23] _zz_109[2] open _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[17] open open _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4]</port>
			<port name="I2">open open open _zz_109[16] execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[4]__IBusSimplePlugin_fetchPc_pcReg[17] open decode_to_execute_REGFILE_WRITE_VALID__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[4] _zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0] _zz_109[1]</port>
			<port name="I3">_zz_109[17] open open open open open _zz_117__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[4] open open _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] dBus_rsp_ready_$lut_A_Y dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_82[16]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[23]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[17]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open fle[8].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_30" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_30" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_30" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_30" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_30</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS1[17]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_9_D" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_9_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC1_dffre_Q_9_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC1_dffre_Q_9_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC1_dffre_Q_9_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[23]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 open fle[4].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_9_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_9_A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_PC[17]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 open open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_168[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[17]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[2]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[7]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_VALID" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_VALID</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_address[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_address[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_address[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_address[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_address[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 open open clb.I3[6]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_31" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_31" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_31" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_31" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_31</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[17]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="clb[60]" mode="default">
		<inputs>
			<port name="I0">execute_to_memory_BRANCH_DO_$lut_A_Y[4]__IBusSimplePlugin_fetchPc_pcReg[7] IBusSimplePlugin_fetchPc_pcReg[8] IBusSimplePlugin_fetchPc_pcReg[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pcReg[5] IBusSimplePlugin_injector_decodeInput_payload_pc[3] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] IBusSimplePlugin_fetchPc_inc__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[3] open open</port>
			<port name="I1">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[3]__BranchPlugin_jumpInterface_payload[6] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] IBusSimplePlugin_fetchPc_pcReg[3] open _zz_109[6] open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2]</port>
			<port name="I2">_zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[4]__IBusSimplePlugin_fetchPc_pcReg[2] BranchPlugin_jumpInterface_payload[3] execute_to_memory_BRANCH_DO_$lut_A_Y[3] IBusSimplePlugin_fetchPc_pcReg[6] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open open</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_$lut_Y_6_A open open open open open BranchPlugin_jumpInterface_payload[2] open open IBusSimplePlugin_fetchPc_inc__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[3]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open IBusSimplePlugin_iBusRsp_output_ready__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 open clb.I1[9]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[1]__CsrPlugin_mepc[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[4]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[6]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_5_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_5_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mepc[8]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open open fle[9].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mepc[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[0]__CsrPlugin_mepc[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="iBus_cmd_payload_pc[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mepc[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mepc[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mepc[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mepc[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mepc[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_8_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="iBus_cmd_payload_pc[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="iBus_cmd_payload_pc[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="iBus_cmd_payload_pc[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_injector_decodeInput_payload_pc[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_injector_decodeInput_payload_pc[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_rsp_ready_$lut_A_Y" instance="clb[61]" mode="default">
		<inputs>
			<port name="I0">open open CsrPlugin_mip_MSIP_dff_Q_D memory_arbitration_isValid decode_to_execute_MEMORY_ENABLE CsrPlugin_mip_MTIP CsrPlugin_mstatus_MIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[1] open open open</port>
			<port name="I1">_zz_102[9]___zz_168[8]___zz_170[8] dBus_rsp_ready _zz_42 _zz_174 lastStageIsFiring open open open open CsrPlugin_interrupt_valid_$lut_A_Y</port>
			<port name="I2">open open open IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] CsrPlugin_mie_MSIE externalInterrupt CsrPlugin_mie_MTIE execute_arbitration_isValid__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[3] execute_to_memory_BRANCH_DO</port>
			<port name="I3">execute_to_memory_MEMORY_STORE__execute_to_memory_INSTRUCTION[5] open open open open open execute_to_memory_INSTRUCTION[28] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open reset open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">CsrPlugin_interrupt_code_dffre_Q_E open dBus_rsp_ready_$lut_A_Y open open open open CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E open CsrPlugin_mie_MEIE_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_to_memory_INSTRUCTION[29]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[2]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_INSTRUCTION[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[29]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[29]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_valid" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_valid" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_valid" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_valid" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_valid</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_126" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 open open fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_126" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mip_MEIP" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mip_MEIP" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mip_MEIP" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mip_MEIP" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mip_MEIP</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_126" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_126" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_126" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_126" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_126</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_115[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_115[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_115[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_115[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_115[0]___zz_29[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 open clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_115[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_115[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_115[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_115[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_115[1]___zz_29[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mie_MEIE" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mie_MEIE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mie_MEIE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mie_MEIE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mie_MEIE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_interrupt_code_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_interrupt_code_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_ENABLE" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 open fle[5].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_ENABLE" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ENABLE" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ENABLE" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ENABLE" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ENABLE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_arbitration_isValid_dffre_Q_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_arbitration_isValid_dffre_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_pipelineLiberator_pcValids_0" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_pipelineLiberator_pcValids_0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_pipelineLiberator_pcValids_0" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_pipelineLiberator_pcValids_0" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_pipelineLiberator_pcValids_0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_arbitration_isValid_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="memory_arbitration_isValid_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="memory_arbitration_isValid_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="memory_arbitration_isValid_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">memory_arbitration_isValid_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 open clb.I1[9]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_interrupt_code[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_interrupt_code[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_interrupt_code[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_interrupt_code[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_interrupt_code[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_pipelineLiberator_pcValids_0_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 open clb.I0[2]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mip_MSIP" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mip_MSIP" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mip_MSIP" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mip_MSIP" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mip_MSIP</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_interrupt_code_dffre_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_interrupt_code_dffre_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_rsp_ready_$lut_A_Y" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[2]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_rsp_ready_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_rsp_ready_$lut_A_Y" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_rsp_ready_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_rsp_ready_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_rsp_ready_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_rsp_ready_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="execute_to_memory_MEMORY_ENABLE" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_MEMORY_ENABLE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_MEMORY_ENABLE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_MEMORY_ENABLE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_MEMORY_ENABLE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[25]" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[24]" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[23]" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[22]" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_39[8]" instance="clb[66]" mode="default">
		<inputs>
			<port name="I0">open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] execute_CsrPlugin_csr_772 dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[4] dBus_cmd_payload_size[0] execute_to_memory_REGFILE_WRITE_DATA[9]</port>
			<port name="I1">decode_to_execute_SRC2[8] dBus_cmd_payload_size[1] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]___zz_161[8]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[2] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] _zz_161[9] dBus_cmd_payload_address_$lut_Y_22_A[5]___zz_161[6]__dBus_cmd_payload_address_$lut_Y_22_A_1[3] execute_CsrPlugin_csr_768__decode_to_execute_IS_CSR_$lut_A_Y[1] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7]</port>
			<port name="I2">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]___zz_161[8]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[2] dBus_cmd_payload_size[0] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[0] CsrPlugin_mstatus_MIE_dffr_Q_D _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] timerInterrupt decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] CsrPlugin_mie_MTIE decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[1] execute_to_memory_REGFILE_WRITE_DATA[6] open open open open execute_CsrPlugin_csr_836__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[4] _zz_39_$lut_Y_2_A open execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open reset open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 open open open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_frac_lut6_lut6_out_21_in[3]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_21_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_21_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_21_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_21_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MPIE_dffr_Q_D" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MPIE_dffr_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mstatus_MPIE_dffr_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mstatus_MPIE_dffr_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mstatus_MPIE_dffr_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="_zz_39[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_21_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_21_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MIE" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MIE" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mstatus_MIE" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mstatus_MIE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mstatus_MIE" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mstatus_MIE" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mstatus_MIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_171" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_171" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_171" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_171" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 3 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_171</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[8]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address[8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address[8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_$lut_Y_2_A_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 clb.I3[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_$lut_Y_2_A_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_$lut_Y_2_A_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_$lut_Y_2_A_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_$lut_Y_2_A_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_171_$lut_Y_A" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_171_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_171_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_171_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_171_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mip_MTIP" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[1].out[1]-&gt;crossbar2 open clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mip_MTIP" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mip_MTIP" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mip_MTIP" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mip_MTIP" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mip_MTIP" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mip_MTIP</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_mstatus_MPIE" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mstatus_MPIE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mstatus_MPIE" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mstatus_MPIE" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mstatus_MPIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[8]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[3]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="decode_to_execute_SHIFT_CTRL_$lut_A_Y[3]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">decode_to_execute_SHIFT_CTRL_$lut_A_Y[3]__execute_to_memory_REGFILE_WRITE_DATA[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="_zz_39[6]" instance="clb[67]" mode="default">
		<inputs>
			<port name="I0">execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] open dBus_cmd_payload_address_$lut_Y_22_A_1[5] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] dBus_cmd_payload_address_$lut_Y_22_A[5]___zz_161[6]__dBus_cmd_payload_address_$lut_Y_22_A_1[3] decode_to_execute_SRC2[6] _zz_39_frac_lut6_lut6_out_24_in[3] dBus_cmd_payload_address_$lut_Y_22_A[3]__dBus_cmd_payload_address_$lut_Y_22_A_1[1] _zz_161[4] dBus_cmd_payload_size[0]</port>
			<port name="I1">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[0]__decode_to_execute_SRC2[5] _zz_39_frac_lut6_lut6_out_10_in[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[5]___zz_39_frac_lut6_lut6_out_1_in[5]___zz_39_frac_lut6_lut6_out_3_in[5]___zz_39_frac_lut6_lut6_out_11_in[5]___zz_39_frac_lut6_lut6_out_13_in[5]___zz_39_frac_lut6_lut6_out_24_in[5]___zz_39_frac_lut6_lut6_out_12_in[5]___zz_39_frac_lut6_lut6_out_15_in[5]___zz_39_frac_lut6_lut6_out_16_in[5]___zz_39_frac_lut6_lut6_out_17_in[5]___zz_39_frac_lut6_lut6_out_21_in[5]___zz_39_frac_lut6_lut6_out_23_in[5]___zz_39_frac_lut6_lut6_out_8_in[5]___zz_39_frac_lut6_lut6_out_7_in[5]___zz_39_frac_lut6_lut6_out_2_in[5]___zz_39_frac_lut6_lut6_out_5_in[5]___zz_39_frac_lut6_lut6_out_6_in[5]___zz_39_frac_lut6_lut6_out_4_in[5]___zz_39_frac_lut6_lut6_out_9_in[5]___zz_39_frac_lut6_lut6_out_14_in[5]___zz_39_frac_lut6_lut6_out_19_in[5]___zz_39_frac_lut6_lut6_out_20_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_22_A[2]___zz_161[5]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_22_A_1[2] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] dBus_cmd_payload_size[0] dBus_cmd_payload_address_$lut_Y_22_A[5]___zz_161[6]__dBus_cmd_payload_address_$lut_Y_22_A_1[3]</port>
			<port name="I2">open dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7] execute_to_memory_REGFILE_WRITE_DATA[7] dBus_cmd_payload_address_$lut_Y_22_A[3]__dBus_cmd_payload_address_$lut_Y_22_A_1[1] dBus_cmd_payload_address_$lut_Y_22_A[4]__dBus_cmd_payload_address_$lut_Y_22_A_1[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_22_A_1[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_39_frac_lut6_lut6_out_24_in[4] open</port>
			<port name="I3">open open open open open open dBus_cmd_payload_address_$lut_Y_23_A open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open open open open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_23_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_23_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[5]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 fle[0].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[5]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[5]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_22_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_22_A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 2 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_ALU_CTRL_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[6]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[3]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_ALU_CTRL_$lut_A_Y[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_ALU_CTRL_$lut_A_Y[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_23_in[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_23_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_23_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_23_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_23_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[4]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[6]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 fle[6].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[6]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[6]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="CsrPlugin_mie_MSIE_$lut_A_Y[3]" instance="clb[68]" mode="default">
		<inputs>
			<port name="I0">_zz_161[4] _zz_39[2] CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] dBus_cmd_payload_size[0] open CsrPlugin_mstatus_MPIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[2] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] dBus_cmd_payload_address_$lut_Y_25_A[2]</port>
			<port name="I1">execute_CsrPlugin_csr_772_dffre_Q_D CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] dBus_cmd_payload_address_$lut_Y_25_A[1] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] dBus_cmd_payload_address_$lut_Y_25_A[5] CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out dBus_cmd_payload_size[1] decode_to_execute_CSR_WRITE_OPCODE__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[3] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2]</port>
			<port name="I2">CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] dBus_cmd_payload_address_$lut_Y_25_A[3]___zz_161[2] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5] _zz_171 dBus_cmd_payload_address_$lut_Y_25_A[4]___zz_161[3] CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] execute_CsrPlugin_csr_836__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[4] CsrPlugin_mstatus_MIE__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[1]</port>
			<port name="I3">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__decode_to_execute_SRC2[3] execute_to_memory_REGFILE_WRITE_DATA[4] open open open open softwareInterrupt open open dBus_cmd_payload_address_$lut_Y_25_A[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open reset open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">CsrPlugin_mie_MEIE_dffre_Q_E open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_772" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_772" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_CsrPlugin_csr_772" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_CsrPlugin_csr_772" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_CsrPlugin_csr_772</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_24_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_24_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MIE_dffr_Q_D" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MIE_dffr_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mstatus_MIE_dffr_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mstatus_MIE_dffr_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mstatus_MIE_dffr_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 open clb.I1[6]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mie_MSIE_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mie_MSIE_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="CsrPlugin_mie_MSIE" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mie_MSIE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mie_MSIE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mie_MSIE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mie_MSIE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address_$lut_Y_23_A" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address_$lut_Y_23_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address_$lut_Y_23_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address_$lut_Y_23_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address_$lut_Y_23_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_address[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_REGFILE_WRITE_DATA[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_REGFILE_WRITE_DATA[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mie_MEIE_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mie_MEIE_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[3]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 fle[9].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[3]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[3]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_172" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[0]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_172" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mie_MTIE" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mie_MTIE" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mie_MTIE" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mie_MTIE" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mie_MTIE</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_172" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_172" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_172" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_172" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_172__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mip_MSIP_dff_Q_D" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 fle[6].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mip_MSIP_dff_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mip_MSIP_dff_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mip_MSIP_dff_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mip_MSIP_dff_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mie_MSIE_$lut_A_Y[4]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mie_MSIE_$lut_A_Y[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mie_MSIE_$lut_A_Y[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mie_MSIE_$lut_A_Y[3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mie_MSIE_$lut_A_Y[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="CsrPlugin_mie_MSIE_$lut_A_Y[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="CsrPlugin_mie_MSIE_$lut_A_Y[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">CsrPlugin_mie_MSIE_$lut_A_Y[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="iBus_cmd_payload_pc[4]" instance="clb[69]" mode="default">
		<inputs>
			<port name="I0">open open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[22] _zz_132_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[20] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[0]__CsrPlugin_mepc[4] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[15] open</port>
			<port name="I1">_zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] _zz_109[22] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[4] execute_CsrPlugin_csr_768_dffre_Q_D_$lut_Y_A IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] _zz_109[0] _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] open open open</port>
			<port name="I2">open open _zz_91_$lut_A_Y[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[21] IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] _zz_109[5] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_91_$lut_A_Y[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[23]__decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_in[1]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[0] _zz_109[21] _zz_109[20] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5]</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[3]__BranchPlugin_jumpInterface_payload[4] open open open _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] open _zz_109[15] open open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_82[15]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[20]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_768_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_768_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_10_D" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_10_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC1_dffre_Q_10_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC1_dffre_Q_10_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC1_dffre_Q_10_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[22]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[4]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_SRC1_dffre_Q_6_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_6_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_6_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_6_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_6_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[21]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_168[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_168[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_168[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_CsrPlugin_csr_772_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_CsrPlugin_csr_772_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_CsrPlugin_csr_772_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_CsrPlugin_csr_772_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_CsrPlugin_csr_772_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS1[20]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS1[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[20]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[20]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_168[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_168[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_168[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_168[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_168[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="iBus_cmd_payload_pc[4]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="iBus_cmd_payload_pc[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="iBus_cmd_payload_pc[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="iBus_cmd_payload_pc[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">iBus_cmd_payload_pc[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[21]" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_39_frac_lut6_lut6_out_in[5]" instance="clb[71]" mode="default">
		<inputs>
			<port name="I0">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[4] dBus_rsp_data[14] _zz_128[0]___zz_29[12] lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y dBus_rsp_data[6] execute_to_memory_REGFILE_WRITE_DATA[6] open open open</port>
			<port name="I1">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]__execute_to_memory_REGFILE_WRITE_DATA[30] open CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open open open open execute_to_memory_REGFILE_WRITE_DATA[14]</port>
			<port name="I2">open open open _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] memory_to_writeBack_MEMORY_ADDRESS_LOW[1] memory_to_writeBack_MEMORY_ADDRESS_LOW[0] dBus_rsp_data[22] dBus_rsp_data[30]</port>
			<port name="I3">execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] open open open open open memory_to_writeBack_REGFILE_WRITE_DATA[22] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open open open open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_1_A" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_1_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_1_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_1_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_1_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[6]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[14]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[30]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[22]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open open clb.I1[2]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[30]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[30]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[30]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[30]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_9_A" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 fle[8].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_9_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_9_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_9_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_9_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[14]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[14]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[14]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[22]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[22]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_in[5]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_in[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_in[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_in[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_in[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="_zz_39[1]" instance="clb[72]" mode="default">
		<inputs>
			<port name="I0">CsrPlugin_mie_MSIE_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_1_in[2]___zz_39_frac_lut6_lut6_out_3_in[2]__execute_CsrPlugin_csr_834_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_11_in[2]___zz_39_frac_lut6_lut6_out_13_in[2]___zz_39_frac_lut6_lut6_out_24_in[2]___zz_39_frac_lut6_lut6_out_12_in[2]___zz_39_frac_lut6_lut6_out_15_in[2]___zz_39_frac_lut6_lut6_out_16_in[2]___zz_39_frac_lut6_lut6_out_17_in[2]___zz_39_frac_lut6_lut6_out_21_in[2]___zz_39_frac_lut6_lut6_out_23_in[2]___zz_39_frac_lut6_lut6_out_8_in[2]___zz_39_frac_lut6_lut6_out_7_in[2]___zz_39_frac_lut6_lut6_out_10_in[2]___zz_39_frac_lut6_lut6_out_2_in[2]___zz_39_frac_lut6_lut6_out_5_in[2]___zz_39_frac_lut6_lut6_out_6_in[2]___zz_39_frac_lut6_lut6_out_4_in[2]___zz_39_frac_lut6_lut6_out_9_in[2]___zz_39_frac_lut6_lut6_out_14_in[2]___zz_39_frac_lut6_lut6_out_19_in[2]___zz_39_frac_lut6_lut6_out_20_in[2]___zz_39_frac_lut6_lut6_out_26_in[5]__decode_to_execute_ALU_CTRL_$lut_A_Y[2]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[5]__decode_to_execute_IS_CSR_$lut_A_Y[5] open _zz_161[0] dBus_cmd_payload_size[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[4]___zz_161[1] CsrPlugin_interrupt_code[2] CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] dBus_cmd_payload_address_$lut_Y_25_A[3]___zz_161[2] execute_to_memory_REGFILE_WRITE_DATA[0] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4]</port>
			<port name="I1">CsrPlugin_mie_MSIE_$lut_A_Y[1]___zz_39_frac_lut6_lut6_out_26_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[2]__decode_to_execute_IS_CSR_$lut_A_Y[2] execute_to_memory_REGFILE_WRITE_DATA[3] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] open _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] _zz_163__dBus_cmd_payload_address_$lut_Y_3_A[3]__dBus_cmd_payload_address_$lut_Y_5_A[3]__dBus_cmd_payload_address_$lut_Y_27_A[3]__dBus_cmd_payload_address_$lut_Y_1_A[3] open _zz_39_$lut_Y_2_A_$lut_Y_A_1[4]___zz_161[1]</port>
			<port name="I2">decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] execute_to_memory_REGFILE_WRITE_DATA[2] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] CsrPlugin_mie_MSIE_$lut_A_Y[2]___zz_39_$lut_Y_2_A_$lut_Y_A_1[0]___zz_39_frac_lut6_lut6_out_in[4] _zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1] dBus_cmd_payload_size[0] execute_CsrPlugin_csr_834___zz_39_frac_lut6_lut6_out_26_in[1] dBus_cmd_payload_address_$lut_Y_25_A[4]___zz_161[3] decode_to_execute_SRC2[2] dBus_cmd_payload_address[2]</port>
			<port name="I3">open open open open open open decode_to_execute_SRC2[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open dBus_rsp_ready_$lut_A_Y CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="execute_CsrPlugin_csr_834_$lut_A_Y[3]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_834_$lut_A_Y[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_834_$lut_A_Y[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_CsrPlugin_csr_834_$lut_A_Y[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_CsrPlugin_csr_834_$lut_A_Y[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39[2]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 fle[3].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_payload_address[1]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_address[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_address[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_payload_address[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_payload_address[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[6]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_26_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_26_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_39_frac_lut6_lut6_out_26_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_39_frac_lut6_lut6_out_26_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_39_frac_lut6_lut6_out_26_in[0]__CsrPlugin_mcause_exceptionCode[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_28_in[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_28_in[5]__execute_CsrPlugin_csr_834_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_MEMORY_ADDRESS_LOW[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_MEMORY_ADDRESS_LOW[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_MEMORY_ADDRESS_LOW[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_MEMORY_ADDRESS_LOW[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_MEMORY_ADDRESS_LOW[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_26_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_26_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_CsrPlugin_csr_834_$lut_A_Y[4]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_CsrPlugin_csr_834_$lut_A_Y[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_CsrPlugin_csr_834_$lut_A_Y[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="execute_CsrPlugin_csr_834_$lut_A_Y[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">execute_CsrPlugin_csr_834_$lut_A_Y[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_28_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_28_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_26_in[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_26_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_26_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_26_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_26_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_26_in_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39[1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_39[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="execute_to_memory_REGFILE_WRITE_DATA[1]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="execute_to_memory_REGFILE_WRITE_DATA[1]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">execute_to_memory_REGFILE_WRITE_DATA[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[31]" instance="clb[73]" mode="default">
		<inputs>
			<port name="I0">lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] dBus_rsp_data[31] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] _zz_128[0]___zz_29[12] dBus_rsp_data[8] decode_to_execute_SHIFT_CTRL_$lut_A_Y[3]__execute_to_memory_REGFILE_WRITE_DATA[8] open open open</port>
			<port name="I1">open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] execute_to_memory_REGFILE_WRITE_DATA[31] dBus_rsp_data[24] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] open open open open memory_to_writeBack_MEMORY_ADDRESS_LOW[0]</port>
			<port name="I2">open open open memory_to_writeBack_MEMORY_ADDRESS_LOW[0] dBus_rsp_data[15] _zz_128[0]___zz_29[12] execute_to_memory_REGFILE_WRITE_DATA[15] memory_to_writeBack_MEMORY_READ_DATA[16] open open</port>
			<port name="I3">memory_to_writeBack_MEMORY_ADDRESS_LOW[1] open open open open open dBus_rsp_data[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open open open open open fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[6]-&gt;crossbar1 open open clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[15]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[15]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[15]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[8]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="lastStageRegFileWrite_payload_data[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[15]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[6]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[8]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[2]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[31]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[31]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[31]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_7_A" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 clb.I3[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_7_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_7_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_7_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_7_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[5]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[8]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[24]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[24]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[24]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_15_A" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 fle[4].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_15_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_15_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_15_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_15_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[31]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[21]" instance="clb[74]" mode="default">
		<inputs>
			<port name="I0">open memory_to_writeBack_MEMORY_ADDRESS_LOW[1] execute_to_memory_REGFILE_WRITE_DATA[21] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] dBus_rsp_data[13] memory_to_writeBack_MEMORY_READ_DATA[10] open open open</port>
			<port name="I1">_zz_128[0]___zz_29[12] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] memory_to_writeBack_MEMORY_ADDRESS_LOW[0] execute_to_memory_REGFILE_WRITE_DATA[5] open open open open open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13]</port>
			<port name="I2">_zz_128[0]___zz_29[12] open memory_to_writeBack_MEMORY_ADDRESS_LOW[0] dBus_rsp_data[5] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] memory_to_writeBack_REGFILE_WRITE_DATA[13] execute_to_memory_REGFILE_WRITE_DATA[29] memory_to_writeBack_MEMORY_READ_DATA[26] dBus_rsp_data[21]</port>
			<port name="I3">lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y open open open open open dBus_rsp_data[29] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open clb.I0[5]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[13]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[13]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[13]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="lastStageRegFileWrite_payload_data[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_2_A" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 fle[6].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_2_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_2_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_2_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_2_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_10_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_10_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_10_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_10_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_10_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[29]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 fle[6].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[2]__memory_to_writeBack_REGFILE_WRITE_DATA[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[3]__memory_to_writeBack_MEMORY_READ_DATA[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[29]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open open clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[29]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[29]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[29]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[29]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_5_A" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_5_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_5_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_5_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_5_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[21]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[20]" instance="clb[75]" mode="default">
		<inputs>
			<port name="I0">open _zz_128[0]___zz_29[12] dBus_rsp_data[12] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] memory_to_writeBack_MEMORY_ADDRESS_LOW[1] execute_to_memory_REGFILE_WRITE_DATA[28] memory_to_writeBack_REGFILE_WRITE_DATA[20] open open open</port>
			<port name="I1">open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] execute_to_memory_REGFILE_WRITE_DATA[4] execute_to_memory_REGFILE_WRITE_DATA[12] open open _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] open open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1]</port>
			<port name="I2">open open open dBus_rsp_data[20] dBus_rsp_data[4] dBus_rsp_data[28] memory_to_writeBack_MEMORY_READ_DATA[27] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] memory_to_writeBack_MEMORY_ADDRESS_LOW[0]</port>
			<port name="I3">lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y open open open open open memory_to_writeBack_MEMORY_READ_DATA[11] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open open open open open fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 open open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[12]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[28]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[28]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[28]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 fle[4].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[12]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_11_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 fle[0].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_11_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_11_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_11_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_11_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 open open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[12]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[28]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[28]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open open open clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[20]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[20]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_3_A" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_3_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_3_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_3_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_3_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_4_A" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_4_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_4_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_4_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_4_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[20]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[19]" instance="clb[76]" mode="default">
		<inputs>
			<port name="I0">open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] execute_to_memory_REGFILE_WRITE_DATA[3] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] memory_to_writeBack_MEMORY_ADDRESS_LOW[0] memory_to_writeBack_REGFILE_WRITE_DATA[1] execute_to_memory_REGFILE_WRITE_DATA[19] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] open open</port>
			<port name="I1">dBus_rsp_data[27] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] dBus_rsp_data[11] memory_to_writeBack_MEMORY_ADDRESS_LOW[1] open open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] open open open</port>
			<port name="I2">open open open dBus_rsp_data[3] execute_to_memory_REGFILE_WRITE_DATA[27] memory_to_writeBack_MEMORY_READ_DATA[9] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] dBus_rsp_data[17] dBus_rsp_data[25] dBus_rsp_data[19]</port>
			<port name="I3">open open open open open open dBus_rsp_data[1] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[11]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[11]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[17]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[17]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[27]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_12_A" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 fle[5].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_12_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_12_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_12_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_12_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_14_A" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_14_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_14_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_14_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_14_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[9]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[19]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[19]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[19]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[19]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[6].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[27]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[27]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[27]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[27]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[27]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[25]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[25]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[19]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[17]" instance="clb[77]" mode="default">
		<inputs>
			<port name="I0">execute_to_memory_REGFILE_WRITE_DATA[25] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] execute_to_memory_REGFILE_WRITE_DATA[26] execute_to_memory_REGFILE_WRITE_DATA[17] open open _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5]</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_5_A[2]___zz_161[25] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[2]___zz_161[23]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[2] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] open open open open dBus_cmd_payload_address_$lut_Y_3_A[2]___zz_161[27]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in_frac_lut6_lut6_out_3_in[3]</port>
			<port name="I2">execute_to_memory_REGFILE_WRITE_DATA[27] dBus_cmd_payload_address_$lut_Y_5_A[1]___zz_161[26] dBus_cmd_payload_address_$lut_Y_5_A[2]___zz_161[25] execute_to_memory_REGFILE_WRITE_DATA[23] memory_to_writeBack_MEMORY_READ_DATA[24] memory_to_writeBack_MEMORY_READ_DATA[17] execute_to_memory_REGFILE_WRITE_DATA[24] dBus_cmd_payload_address_$lut_Y_1_A[2]___zz_161[29] execute_to_memory_REGFILE_WRITE_DATA[29] open</port>
			<port name="I3">memory_to_writeBack_MEMORY_READ_DATA[23] open open open open open memory_to_writeBack_MEMORY_READ_DATA[25] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="lastStageRegFileWrite_payload_data[24]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_2_in[3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_2_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_2_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_2_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_2_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_6_in[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_6_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_6_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_6_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_6_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[23]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_4_in[3]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_4_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_4_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_4_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_4_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[17]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[23]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[23]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[24]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[24]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[25]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[25]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[25]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[25]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[25]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_5_in[3]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_5_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_5_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_5_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_5_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[17]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="lastStageRegFileWrite_payload_data[16]" instance="clb[78]" mode="default">
		<inputs>
			<port name="I0">open execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] memory_to_writeBack_MEMORY_ADDRESS_LOW[1] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[4]___zz_128[1]___zz_29[13] dBus_cmd_payload_address_$lut_Y_3_A[1]___zz_161[28] dBus_rsp_data[18] lastStageRegFileWrite_payload_data_$lut_Y_15_A _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] open open</port>
			<port name="I1">dBus_rsp_data[2] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[0] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] dBus_rsp_data[10] open open open open open execute_to_memory_REGFILE_WRITE_DATA[2]</port>
			<port name="I2">_zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] open memory_to_writeBack_MEMORY_ADDRESS_LOW[0] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] execute_to_memory_REGFILE_WRITE_DATA[26] memory_to_writeBack_REGFILE_WRITE_DATA[0] dBus_rsp_data[26] execute_to_memory_REGFILE_WRITE_DATA[28] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[1]__execute_to_memory_REGFILE_WRITE_DATA[30] dBus_rsp_data[16]</port>
			<port name="I3">dBus_cmd_payload_address_$lut_Y_5_A[1]___zz_161[26] open open open open open execute_to_memory_REGFILE_WRITE_DATA[16] open open _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[0]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[0]___zz_161[30]__dBus_cmd_payload_address_$lut_Y_1_A[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[26]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[26]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[26]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[26]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[26]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_3_in[3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_3_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_3_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_3_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_3_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[18]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 open 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[26]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open open clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[16]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[16]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[16]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data_$lut_Y_13_A" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data_$lut_Y_13_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data_$lut_Y_13_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data_$lut_Y_13_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data_$lut_Y_13_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_MEMORY_READ_DATA[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_MEMORY_READ_DATA[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_MEMORY_READ_DATA[10]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_MEMORY_READ_DATA[10]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_MEMORY_READ_DATA[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_1_in[3]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_1_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_1_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_1_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_1_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[16]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_data[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="lastStageRegFileWrite_payload_data[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">lastStageRegFileWrite_payload_data[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="clb[79]" mode="default">
		<inputs>
			<port name="I0">execute_CsrPlugin_csr_768__decode_to_execute_IS_CSR_$lut_A_Y[1] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] dBus_cmd_payload_size[1] execute_CsrPlugin_csr_836__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[4] memory_to_writeBack_REGFILE_WRITE_DATA[11] lastStageRegFileWrite_payload_data_$lut_Y_8_A_$lut_A_Y _zz_161[13] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] dBus_cmd_payload_address_$lut_Y_25_A[4]___zz_161[3]</port>
			<port name="I1">lastStageRegFileWrite_payload_data_$lut_Y_5_A execute_to_memory_REGFILE_WRITE_DATA[3] decode_to_execute_SHIFT_CTRL_$lut_A_Y[1]__execute_to_memory_REGFILE_WRITE_DATA[10] _zz_161[12] memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] decode_to_execute_IS_CSR_$lut_A_Y[0]__CsrPlugin_mstatus_MPP[1] dBus_cmd_payload_address_$lut_Y_14_A[3]___zz_161[15] dBus_cmd_payload_address_$lut_Y_22_A[2]___zz_161[5]__decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out_$lut_Y_3_A_$lut_Y_A_2_frac_lut6_lut6_out_in[1]__dBus_cmd_payload_address_$lut_Y_22_A_1[2] dBus_cmd_payload_address_$lut_Y_19_A[4]___zz_161[10]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[0] decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[5]</port>
			<port name="I2">CsrPlugin_mie_MEIE dBus_cmd_payload_address_$lut_Y_19_A[5]___zz_161[11] dBus_cmd_payload_size[0] decode_to_execute_SHIFT_CTRL_$lut_A_Y[3]__execute_to_memory_REGFILE_WRITE_DATA[8] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] execute_to_memory_REGFILE_WRITE_DATA[5] execute_to_memory_REGFILE_WRITE_DATA[13] _zz_126 execute_to_memory_REGFILE_WRITE_DATA[15] CsrPlugin_mip_MEIP</port>
			<port name="I3">IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[0]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[1]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[1]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[1]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[0]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[0]__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[4]__execute_to_memory_BRANCH_DO_$lut_A_Y[0] dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[2]___zz_161[8]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[2] lastStageRegFileWrite_payload_data_$lut_Y_4_A dBus_cmd_payload_size[0] open open execute_CsrPlugin_csr_772 dBus_cmd_payload_size[1] open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open reset</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open CsrPlugin_interruptJump__decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[0] CsrPlugin_interrupt_code_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="CsrPlugin_mcause_exceptionCode[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 open fle[3].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mcause_exceptionCode[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mcause_exceptionCode[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mcause_exceptionCode[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_mcause_exceptionCode[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mcause_exceptionCode[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mcause_exceptionCode[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[10]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[10]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[11]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I3[2]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="lastStageRegFileWrite_payload_data[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_24_in[3]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_24_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_24_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_24_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_24_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_174" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I3[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_174" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_interrupt_code[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_interrupt_code[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="CsrPlugin_interrupt_code[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_interrupt_code[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_interrupt_code[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_174" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_174" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_174" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_174" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_174</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_20_in[3]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[8]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_20_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_20_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_20_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_20_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_174_$lut_Y_A" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_174_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_174_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_174_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_174_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mstatus_MPP_dffs_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_16_in[3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_16_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_16_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_16_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_16_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[10]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="lastStageRegFileWrite_payload_data[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[9]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="CsrPlugin_mstatus_MPP_dffs_Q_D[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">CsrPlugin_mstatus_MPP_dffs_Q_D[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="CsrPlugin_mstatus_MPP[0]" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="CsrPlugin_mstatus_MPP[0]" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">CsrPlugin_mstatus_MPP[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="_zz_87[15]" instance="clb[80]" mode="default">
		<inputs>
			<port name="I0">_zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] dBus_cmd_payload_size[1] _zz_110[7] _zz_83_$lut_A_Y open _zz_110[16] IBusSimplePlugin_injector_decodeInput_payload_pc[13] open open open</port>
			<port name="I1">_zz_110[13] decode_to_execute_RS2[8] _zz_132_$lut_A_Y[4] _zz_110[31] open open open open open dBus_cmd_payload_size[0]</port>
			<port name="I2">open open open _zz_83_$lut_A_Y decode_to_execute_RS2[29] _zz_110[5] open _zz_110[0]___zz_132_$lut_A_Y[5] IBusSimplePlugin_injector_decodeInput_payload_pc[15] _zz_110[21]</port>
			<port name="I3">_zz_110[15] open open open open open _zz_110[23] open open dBus_cmd_payload_size[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_data[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 open clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[21]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[16]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[16]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[16]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[16]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[23]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[23]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[13]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_87[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[31]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[13]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[0].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_data[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[13]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[31]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[31]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_data[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[21]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[21]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[21]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[21]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_87[15]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_87[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_87[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_87[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_87[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_87[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_87[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[20]" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_valid" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_valid</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_valid" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[19]" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[17]" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_39_frac_lut6_lut6_out_15_in[3]" instance="clb[85]" mode="default">
		<inputs>
			<port name="I0">execute_to_memory_REGFILE_WRITE_DATA[14] dBus_cmd_payload_address_$lut_Y_5_A[5]__decode_to_execute_SRC2[26] _zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[2]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[4] dBus_cmd_payload_address_$lut_Y_1_A[2]___zz_161[29] open decode_to_execute_SRC2[14] decode_to_execute_SRC2[24] dBus_cmd_payload_size[0] _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0] open</port>
			<port name="I1">execute_to_memory_REGFILE_WRITE_DATA[22] _zz_161[9] open dBus_cmd_payload_address_$lut_Y_19_A_frac_lut6_lut6_out_in[3]___zz_161[7] decode_to_execute_SRC2[19] decode_to_execute_SRC2[7] dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in[3]___zz_161[24]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[5] dBus_cmd_payload_address_$lut_Y_11_A[5]___zz_161[19] open dBus_cmd_payload_address_$lut_Y_14_A[2]___zz_161[16]</port>
			<port name="I2">dBus_cmd_payload_address_$lut_Y_5_A[4]__decode_to_execute_SRC2[25] _zz_39_$lut_Y_2_A_$lut_Y_A_1[1] dBus_cmd_payload_address_$lut_Y_5_A[2]___zz_161[25] dBus_cmd_payload_address_$lut_Y_1_A[4]__decode_to_execute_SRC2[29] dBus_cmd_payload_address_$lut_Y_17_A[5]___zz_161[14] execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4] dBus_cmd_payload_size[0] _zz_161[4] decode_to_execute_SRC2[9] open</port>
			<port name="I3">execute_to_memory_REGFILE_WRITE_DATA[16] open open dBus_cmd_payload_size[0] open open dBus_cmd_payload_address_$lut_Y_5_A[1]___zz_161[26] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4] open _zz_39_$lut_Y_2_A_$lut_Y_A_1[5]__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[4]___zz_39_frac_lut6_lut6_out_1_in[0]___zz_39_frac_lut6_lut6_out_3_in[4]__execute_CsrPlugin_csr_834_$lut_A_Y[0]___zz_39_frac_lut6_lut6_out_11_in[0]___zz_39_frac_lut6_lut6_out_13_in[0]___zz_39_frac_lut6_lut6_out_24_in[0]___zz_39_frac_lut6_lut6_out_12_in[0]___zz_39_frac_lut6_lut6_out_15_in[0]___zz_39_frac_lut6_lut6_out_16_in[0]___zz_39_frac_lut6_lut6_out_17_in[0]___zz_39_frac_lut6_lut6_out_21_in[0]___zz_39_frac_lut6_lut6_out_23_in[0]___zz_39_frac_lut6_lut6_out_8_in[0]___zz_39_frac_lut6_lut6_out_7_in[0]___zz_39_frac_lut6_lut6_out_10_in[0]___zz_39_frac_lut6_lut6_out_in[3]___zz_39_frac_lut6_lut6_out_2_in[0]___zz_39_frac_lut6_lut6_out_5_in[0]___zz_39_frac_lut6_lut6_out_6_in[0]___zz_39_frac_lut6_lut6_out_4_in[0]___zz_39_frac_lut6_lut6_out_9_in[0]___zz_39_frac_lut6_lut6_out_14_in[0]___zz_39_frac_lut6_lut6_out_19_in[0]___zz_39_frac_lut6_lut6_out_20_in[0]__decode_to_execute_ALU_CTRL_$lut_A_Y[0]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_6_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_6_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_20_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_20_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[3]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_24_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_24_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_16_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_16_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_11_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_11_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[22]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[22]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[22]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_$lut_Y_2_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_$lut_Y_2_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I3[3]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_4_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_4_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_5_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_5_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_39_frac_lut6_lut6_out_1_in[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_39_frac_lut6_lut6_out_1_in[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="_zz_39_frac_lut6_lut6_out_15_in[3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_39_frac_lut6_lut6_out_15_in[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_39_frac_lut6_lut6_out_15_in[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_39_frac_lut6_lut6_out_15_in[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_39_frac_lut6_lut6_out_15_in[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]" instance="clb[86]" mode="default">
		<inputs>
			<port name="I0">decode_to_execute_SRC2[0] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[2]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__decode_to_execute_SRC2[3] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[5] _zz_39_$lut_Y_2_A_$lut_Y_A_1[3]__decode_to_execute_SRC2[1] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] execute_LightShifterPlugin_amplitudeReg[1] _zz_83__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31] _zz_199_$lut_Y_A[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[2] dBus_cmd_payload_size[1] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
			<port name="I1">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[2]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[2]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[2] execute_LightShifterPlugin_amplitudeReg_dffre_Q_E execute_LightShifterPlugin_amplitudeReg[2] open dBus_rsp_ready_$lut_A_Y open open open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5]</port>
			<port name="I2">open decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[2]__decode_to_execute_SRC2[4] decode_to_execute_SRC2[2] _zz_109[29] IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open _zz_109[31] _zz_161[0]</port>
			<port name="I3">_zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] open open open open open open open open IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[29]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open open open open reset</port>
			<port name="enable">open open open open execute_LightShifterPlugin_isActive_dffre_Q_E open open open execute_LightShifterPlugin_amplitudeReg_dffre_Q_E dBus_rsp_ready_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[7].out[0]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="execute_to_memory_INSTRUCTION[13]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I1[5]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_to_memory_INSTRUCTION[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_INSTRUCTION[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_INSTRUCTION[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_INSTRUCTION[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_INSTRUCTION[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_INSTRUCTION[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="memory_arbitration_isValid_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="memory_arbitration_isValid_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="memory_arbitration_isValid_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="memory_arbitration_isValid_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">memory_arbitration_isValid_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_183" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_183" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_183" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_183" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_183" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_183" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_183</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[31]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[7].out[0]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[0]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[1]__execute_LightShifterPlugin_amplitudeReg[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_LightShifterPlugin_amplitudeReg[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_LightShifterPlugin_amplitudeReg[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_LightShifterPlugin_amplitudeReg[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_LightShifterPlugin_amplitudeReg[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_LightShifterPlugin_amplitudeReg[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[6].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_to_memory_MEMORY_ADDRESS_LOW[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_to_memory_MEMORY_ADDRESS_LOW[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="execute_to_memory_MEMORY_ADDRESS_LOW[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_to_memory_MEMORY_ADDRESS_LOW[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_to_memory_MEMORY_ADDRESS_LOW[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_address[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_LightShifterPlugin_isActive" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="execute_LightShifterPlugin_isActive" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="execute_LightShifterPlugin_isActive_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_LightShifterPlugin_isActive_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_LightShifterPlugin_isActive_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="execute_LightShifterPlugin_isActive" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="execute_LightShifterPlugin_isActive" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">execute_LightShifterPlugin_isActive__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[5]__decode_to_execute_SHIFT_CTRL_$lut_A_Y[5]___zz_39_frac_lut6_lut6_out_in_frac_lut6_lut6_out_in[3]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_LightShifterPlugin_isActive_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_LightShifterPlugin_isActive_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[29]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y_$lut_A_Y[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[1]" instance="ff[0]" mode="DFFRE">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[1]" instance="DFFRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
							<port name="E">ff.E[0]-&gt;E</port>
						</inputs>
						<outputs>
							<port name="Q">dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in[1]__dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_A_frac_lut6_lut6_out_in_$lut_A_Y[3]__execute_LightShifterPlugin_amplitudeReg[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_address[2]" instance="clb[87]" mode="default">
		<inputs>
			<port name="I0">_zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] execute_to_memory_REGFILE_WRITE_DATA[7] dBus_cmd_payload_address_$lut_Y_25_A[2] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] decode_to_execute_REGFILE_WRITE_VALID_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[24]__execute_to_memory_REGFILE_WRITE_VALID_$lut_A_1_Y[2] lastStageRegFileWrite_payload_data_$lut_Y_8_A _zz_109[19] decode_to_execute_PC[30] open</port>
			<port name="I1">dBus_cmd_payload_address_$lut_Y_25_A[1] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[2]___zz_29[8] dBus_cmd_payload_address_$lut_Y_25_A[3]___zz_161[2] IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[28] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out_frac_lut6_in_lut6_out[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[19] _zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5] open open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_109[28]</port>
			<port name="I2">_zz_109[30] _zz_109[24] _zz_109[14] _zz_109[4] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_29[7] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] open memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[1] open</port>
			<port name="I3">decode_to_execute_SRC2_FORCE_ZERO__dBus_cmd_payload_address_$lut_Y_1_A_frac_lut6_in_lut6_out[3]__dBus_cmd_payload_address_$lut_Y_22_A[0]__dBus_cmd_payload_address_$lut_Y_5_A_frac_lut6_lut6_out_in_$lut_A_Y[0]__dBus_cmd_payload_address_$lut_Y_27_A[0] open open open _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] open execute_BranchPlugin_branchAdder_$lut_Y_22_A_1 open open _zz_199_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[30]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="_zz_82[24]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_data[7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_data[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[7]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[7]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_data[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_data[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_data[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_data[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_data[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[30]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[0]-&gt;crossbar4 clb.I3[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_7_D" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_7_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC1_dffre_Q_7_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC1_dffre_Q_7_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC1_dffre_Q_7_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_RS1[30]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[0]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open clb.I3[6]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS1[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_BranchPlugin_branchAdder_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_BranchPlugin_branchAdder_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[30]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[19]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[28]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[14]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="_zz_82[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_82[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_82[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_82[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_82[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="lastStageRegFileWrite_payload_address[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lastStageRegFileWrite_payload_address[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="lastStageRegFileWrite_payload_address[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_address[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_address[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_address[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_address[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="lastStageRegFileWrite_payload_address[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="lastStageRegFileWrite_payload_address[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="lastStageRegFileWrite_payload_address[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="lastStageRegFileWrite_payload_address[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">lastStageRegFileWrite_payload_address[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_address[2]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_address[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_address[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_address[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_address[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_address[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_address[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS1[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS1[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS1[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS1[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS1[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[18]" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[30]" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[29]" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[16]" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[31]" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="execute_arbitration_isValid_dffre_Q_E" instance="clb[93]" mode="default">
		<inputs>
			<port name="I0">open open IBusSimplePlugin_fetchPc_pc_$lut_Y_1_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_5_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_3_A_1[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_2_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_14_in[5]__memory_to_writeBack_ENV_CTRL_$lut_A_Y[5]__IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_dffre_Q_E_$lut_Y_A_$lut_A_Y[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_6_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_18_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_1_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_4_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_2_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_15_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_11_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_5_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_10_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_12_in[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_19_in[5]__IBusSimplePlugin_fetchPc_pc_$lut_Y_4_A_1[5]__IBusSimplePlugin_fetchPc_pc_frac_lut6_lut6_out_20_in[5]__execute_to_memory_BRANCH_DO_$lut_A_Y[5] open open open open open open open</port>
			<port name="I1">open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1] open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="execute_arbitration_isValid_dffre_Q_E" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="execute_arbitration_isValid_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="execute_arbitration_isValid_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="execute_arbitration_isValid_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="execute_arbitration_isValid_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="execute_arbitration_isValid_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">execute_arbitration_isValid_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="_zz_82[18]" instance="clb[94]" mode="default">
		<inputs>
			<port name="I0">open dBus_cmd_payload_data[3] _zz_109[27] decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y[2]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[18]__decode_to_execute_REGFILE_WRITE_VALID_$lut_A_Y_frac_lut6_in_lut6_out[3] _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] _zz_109[3] _zz_206_$lut_A_A_1_$lut_Y_A[0]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[13] dBus_cmd_payload_size[1] open</port>
			<port name="I1">_zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] decode_to_execute_RS2[27] _zz_109[18] _zz_109[10] open _zz_109[9] open open open _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14]</port>
			<port name="I2">open _zz_199_$lut_Y_A[1]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[14] open _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] decode_to_execute_RS2[11] open dBus_cmd_payload_size[0] _zz_109[13] _zz_109[11]</port>
			<port name="I3">IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[27] open open open open open _zz_109[8] open open _zz_109[7]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_8_D" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_8_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC1_dffre_Q_8_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="decode_to_execute_SRC1_dffre_Q_8_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">decode_to_execute_SRC1_dffre_Q_8_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[13]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_zz_82[27]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC1_dffre_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC1_dffre_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[27]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[27]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_data[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[11]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="_zz_82[18]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_zz_82[18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_zz_82[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_zz_82[18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">_zz_82[18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[15]" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[25]" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[26]" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[28]" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[24]" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[27]" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[13]" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[14]" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="dBus_cmd_payload_data[30]" instance="clb[103]" mode="default">
		<inputs>
			<port name="I0">open dBus_cmd_payload_size[1] _zz_110[4] open open decode_to_execute_RS2[26] _zz_110[14] open open open</port>
			<port name="I1">dBus_cmd_payload_size[1] decode_to_execute_RS2[19] dBus_cmd_payload_data[6] _zz_110[3] open open dBus_cmd_payload_size[0] open _zz_110[2] _zz_110[30]</port>
			<port name="I2">open open open _zz_110[12] _zz_110[18] open open _zz_110[8] dBus_cmd_payload_size[0] _zz_110[28]</port>
			<port name="I3">decode_to_execute_RS2[20] open open open open dBus_cmd_payload_size[1] decode_to_execute_RS2[10] open open decode_to_execute_RS2[22]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="dBus_cmd_payload_data[28]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[28]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">decode_to_execute_SRC_LESS_UNSIGNED_frac_lut6_in_lut6_out[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[28]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[28]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[28]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[28]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[19]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open clb.I1[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[19]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[18]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[18]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[18]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[18]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[18]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[22]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 open clb.I3[9]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[28]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[28]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[28]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[22]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[12]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[5]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 clb.I1[6]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="decode_to_execute_RS2[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="decode_to_execute_RS2[30]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[6]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_RS2[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_RS2[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[30]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[30]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[30]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="decode_to_execute_RS2[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_RS2[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_RS2[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_RS2[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_RS2[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[2]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 open clb.I1[8]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[26]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[26]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="dBus_cmd_payload_data[26]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 open fle[8].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dBus_cmd_payload_data[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dBus_cmd_payload_data[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="dBus_cmd_payload_data[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="dBus_cmd_payload_data[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="dBus_cmd_payload_data[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">dBus_cmd_payload_data[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dBus_cmd_payload_data[20]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dBus_cmd_payload_data[30]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_data[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="dBus_cmd_payload_data[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 0 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dBus_cmd_payload_data[24]" instance="clb[104]" mode="default">
		<inputs>
			<port name="I0">open open decode_to_execute_RS2[8] open open dBus_cmd_payload_data[0] open open open open</port>
			<port name="I1">open open open decode_to_execute_RS2[24] dBus_cmd_payload_size[0] open open open open open</port>
			<port name="I2">open open open open open open open open open dBus_cmd_payload_size[1]</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="dBus_cmd_payload_data[24]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dBus_cmd_payload_data[24]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="dBus_cmd_payload_data[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dBus_cmd_payload_data[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dBus_cmd_payload_data[24]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dBus_cmd_payload_data[24]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dBus_cmd_payload_data[24]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="decode_to_execute_PC[23]" instance="clb[105]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open IBusSimplePlugin_injector_decodeInput_payload_pc[23] open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open dBus_cmd_ready_frac_lut6_in_lut6_out_$lut_A_Y[1]</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="decode_to_execute_PC[23]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="decode_to_execute_PC[23]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="decode_to_execute_PC[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="decode_to_execute_PC[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="decode_to_execute_PC[23]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="decode_to_execute_PC[23]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">decode_to_execute_PC[23]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:dBus_cmd_payload_address[12]" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[21]" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[23]" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[22]" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[11]" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_1[1]" instance="clb[111]" mode="default">
		<inputs>
			<port name="I0">open open _zz_199_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[4]__decode_SRC_USE_SUB_LESS_$lut_Y_A[0]___zz_206_$lut_A_A_1_$lut_Y_A[2] open open _zz_70__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[2]___zz_199_$lut_Y_A[2]__decode_SRC_USE_SUB_LESS_$lut_Y_A[5] open open open open</port>
			<port name="I1">open open open open _zz_199_$lut_Y_A[3]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[6]__decode_SRC_USE_SUB_LESS_$lut_Y_A[4]___zz_206_$lut_A_A_1_$lut_Y_A[4] open open open open open</port>
			<port name="I2">open open open open open open open open open execute_to_memory_REGFILE_WRITE_DATA[0]</port>
			<port name="I3">_zz_206_$lut_A_A_1_$lut_Y_A[5]__IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[3] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="_zz_1[1]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_1[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="_zz_1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="_zz_1[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_zz_1[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_zz_1[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="memory_to_writeBack_REGFILE_WRITE_DATA[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="memory_to_writeBack_REGFILE_WRITE_DATA[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="memory_to_writeBack_REGFILE_WRITE_DATA[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="memory_to_writeBack_REGFILE_WRITE_DATA[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">memory_to_writeBack_REGFILE_WRITE_DATA[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[19]" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[10]" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[20]" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[9]" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="clb[116]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open iBus_rsp_payload_inst[30] open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4__IBusSimplePlugin_fetchPc_booted_$lut_A_1_Y[1] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
			<port name="enable">open open open open open open open open open IBusSimplePlugin_rspJoin_rspBuffer_c._zz_1</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[31]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[31]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[31]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">IBusSimplePlugin_rspJoin_rspBuffer_c._zz_2[31]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[16]" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[17]" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[15]" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[8]" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[18]" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[14]" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[6]" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[7]" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[5]" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[2]" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[4]" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[6]" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[7]" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[9]" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[10]" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[11]" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[12]" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[3]" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[5]" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[8]" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[13]" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[4]" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_valid" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_valid</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_valid" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[3]" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[2]" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[1]" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[24]" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[25]" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[26]" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[27]" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[28]" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[29]" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[30]" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[31]" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_address[0]" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_address[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_address[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[8]" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[9]" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[10]" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[11]" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[12]" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[13]" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[14]" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[15]" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[16]" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[17]" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[18]" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[19]" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[20]" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[21]" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[22]" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[23]" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="_zz_80" instance="clb[168]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1] open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open reset</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="_zz_80" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[9]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_zz_80" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_zz_80" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="_zz_80" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="_zz_80" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="_zz_80" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">_zz_80__memory_to_writeBack_MEMORY_ENABLE_$lut_A_Y[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="$false" instance="clb[169]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$false" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$false" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$false" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="$true" instance="clb[170]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$true" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$true" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$true" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$true" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$true__CsrPlugin_mcause_exceptionCode[0]__CsrPlugin_mcause_exceptionCode[1]__CsrPlugin_interrupt_code[0]__CsrPlugin_interrupt_code[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="out:dBus_cmd_payload_wr" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_wr</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_wr" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[0]" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[1]" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[2]" instance="io[174]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[3]" instance="io[175]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[4]" instance="io[176]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[5]" instance="io[177]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[6]" instance="io[178]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_data[7]" instance="io[179]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_data[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_data[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_size[0]" instance="io[180]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_size[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_size[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dBus_cmd_payload_size[1]" instance="io[181]" mode="outpad">
		<inputs>
			<port name="outpad">dBus_cmd_payload_size[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dBus_cmd_payload_size[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[0]" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:iBus_cmd_payload_pc[1]" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">iBus_cmd_payload_pc[0]__iBus_cmd_payload_pc[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:iBus_cmd_payload_pc[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="iBus_cmd_ready" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_cmd_ready" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_cmd_ready</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_valid" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_valid" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_valid</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[2]" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[3]" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[4]" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[5]" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[6]" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[7]" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[8]" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[9]" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[10]" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[11]" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[12]" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[13]" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[14]" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[15]" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[16]" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[17]" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[18]" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[19]" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[20]" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[21]" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[22]" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[23]" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[24]" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[25]" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[26]" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[27]" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[28]" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[29]" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[30]" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="iBus_rsp_payload_inst[31]" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="iBus_rsp_payload_inst[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">iBus_rsp_payload_inst[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="timerInterrupt" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="timerInterrupt" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">timerInterrupt</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="externalInterrupt" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="externalInterrupt" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">externalInterrupt</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="softwareInterrupt" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="softwareInterrupt" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">softwareInterrupt</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_cmd_ready" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_cmd_ready" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_cmd_ready</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_ready" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_ready" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_ready</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[0]" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[1]" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[2]" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[3]" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[4]" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[5]" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[6]" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[7]" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[8]" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[9]" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[10]" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[11]" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[12]" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[13]" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[14]" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[15]" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[16]" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[17]" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[18]" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[19]" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[20]" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[21]" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[22]" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[23]" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[24]" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[25]" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[26]" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[27]" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[28]" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[29]" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[30]" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dBus_rsp_data[31]" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dBus_rsp_data[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dBus_rsp_data[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
