 Here is the Verilog implementation of the finite-state machine based on your description:

```verilog
module TopModule (
  input wire clk,
  input wire reset,
  input wire x,
  output reg [2:0] y,
  output reg z
);

always @(posedge clk or posedge reset) begin
  if (reset) begin
    y <= 3'b000; // Reset the FSM to state 000
    z <= 0;
  end else begin
    case (y)
      3'b000: begin
        if (x) y <= 3'b001;
        else y <= 3'b000;
        z <= 0;
      end
      3'b001: begin
        if (x) y <= 3'b001;
        else y <= 3'b100;
        z <= 0;
      end
      3'b010: begin
        if (x) y <= 3'b001;
        else y <= 3'b010;
        z <= 0;
      end
      3'b011: begin
        if (x) y <= 3'b010;
        else y <= 3'b001;
        z <= 1;
      end
      3'b100: begin
        if (x) y <= 3'b100;
        else y <= 3'b011;
        z <= 1;
      end
    endcase
  end
end

// Add missing clock and reset constraints here, if necessary.

endmodule
```

This Verilog code defines a module called `TopModule` with inputs `clk`, `reset`, and `x`, and outputs `z` and the internal state `y`. The FSM is implemented using an always block that updates the state based on the current state, input `x`, and clock edge. The reset condition resets the FSM to state 000. The output `z` is calculated according to the given table.