#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 24 09:47:50 2020
# Process ID: 2112
# Current directory: P:/ENEL373/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11108 P:\ENEL373\project_1\project_1.xpr
# Log file: P:/ENEL373/project_1/vivado.log
# Journal file: P:/ENEL373/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ENEL373/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'P:/Desktop/ENEL373/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 779.391 ; gain = 141.844
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 24 09:48:43 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 24 09:49:52 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.668 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1697.980 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1697.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1846.695 ; gain = 1045.734
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1857.426 ; gain = 6.082
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292646016A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.977 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: babys_first
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3393.902 ; gain = 232.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'babys_first' [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'babys_first' (1#1) [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[3]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[2]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.133 ; gain = 264.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.004 ; gain = 282.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.004 ; gain = 282.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3499.488 ; gain = 337.859
5 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3499.488 ; gain = 337.859
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 24 10:09:22 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 24 10:10:21 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3515.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3515.445 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3515.445 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 24 10:12:06 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 24 10:13:25 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3736.145 ; gain = 14.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'babys_first' [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'babys_first' (1#1) [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[3]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[2]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3736.145 ; gain = 14.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 14.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 14.059
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.145 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3736.145 ; gain = 14.059
INFO: [Common 17-344] 'refresh_design' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 24 10:14:32 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 24 10:16:08 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Mon Feb 24 10:16:08 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3736.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: babys_first
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'babys_first' [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'babys_first' (1#1) [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[3]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[2]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3736.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 0.000
5 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3736.145 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: babys_first
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 3736.145 ; gain = 0.000
3 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'babys_first' [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'babys_first' (1#1) [P:/ENEL373/project_1/project_1.srcs/sources_1/new/babys_first.vhd:39]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[3]
WARNING: [Synth 8-3331] design babys_first has unconnected port LED[2]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[15]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[14]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[13]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[12]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[11]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[10]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[9]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[8]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[7]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[6]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[5]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[4]
WARNING: [Synth 8-3331] design babys_first has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3736.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [P:/ENEL373/project_1/project_1.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3736.145 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3736.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646016A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/babys_first.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 10:31:33 2020...
